1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 18:54:02 +01:00
llvm-mirror/test/MC/Disassembler/X86
Andrew Ng dd96c8fb71 [X86] Fix disassembly of x86-64 GDTLS code sequence
For x86-64 the REX.w prefix takes precedence over any other size
override (i.e. 0x66). Therefore, for x86-64 when REX.w is present set
'hasOpSize' to false to ensure that any size override is ignored.

Fixes PR48901.

Differential Revision: https://reviews.llvm.org/D95682
2021-02-02 11:35:00 +00:00
..
AMX
KEYLOCKER
amd3dnow.txt
avx512_vp2intersect-32-intel.txt
avx512_vp2intersect-64-intel.txt
avx512-vp2intersect-32-att.txt
avx512-vp2intersect-64-att.txt
avx512bf16-att.txt
avx512bf16-intel.txt
avx512bf16vl-att.txt
avx512bf16vl-intel.txt
avx512vp2intersectvl-att.txt
avx512vp2intersectvl-intel.txt
avx_vnni.txt
avx-512.txt
fp-stack.txt
gather-novsib.txt
hex-immediates.txt
intel-syntax-32.txt
intel-syntax-avx_vnni.txt
intel-syntax-x86-64-avx_vnni.txt
intel-syntax.txt
invalid-EVEX-R2.txt
invalid-VEX-vvvv-32.txt
invalid-VEX-vvvv.txt
invalid-wbinvd.txt
lit.local.cfg
marked-up.txt
missing-sib.txt
moffs.txt
padlock.txt
prefixes-i386.txt
prefixes-x86_64.txt
prefixes.txt
simple-tests.txt
truncated-input.txt
x86-16.txt
x86-32.txt
x86-64-avx2.txt
x86-64-avx512bf16-att.txt
x86-64-avx512bf16-intel.txt
x86-64-avx512bf16vl-att.txt
x86-64-avx512bf16vl-intel.txt
x86-64-avx512vp2intersectvl-att.txt
x86-64-avx512vp2intersectvl-intel.txt
x86-64-avx_vnni.txt
x86-64-avx.txt
x86-64-err.txt
x86-64.txt