| .. |
|
GlobalISel
|
[TableGen] Avoid generating switch with just default
|
2020-06-02 19:48:07 +01:00 |
|
AsmMatcherEmitter.cpp
|
[TableGen] Added a function for identification of unsupported opcodes.
|
2020-10-05 14:23:41 +03:00 |
|
AsmWriterEmitter.cpp
|
[TableGen] Fix non-standard escape warnings for braces in InstAlias
|
2020-05-28 09:36:24 +00:00 |
|
AsmWriterInst.cpp
|
[MCInstPrinter] Pass Address parameter to MCOI::OPERAND_PCREL typed operands. NFC
|
2020-03-26 08:21:15 -07:00 |
|
AsmWriterInst.h
|
[MCInstPrinter] Pass Address parameter to MCOI::OPERAND_PCREL typed operands. NFC
|
2020-03-26 08:21:15 -07:00 |
|
Attributes.cpp
|
Sort EnumAttr so it matches Attribute::operator<
|
2020-04-26 17:00:25 +02:00 |
|
CallingConvEmitter.cpp
|
[Alignment][NFC] Migrate HandleByVal to Align
|
2020-06-08 10:50:27 +00:00 |
|
CMakeLists.txt
|
[openmp] Base of tablegen generated OpenMP common declaration
|
2020-06-23 10:32:32 -04:00 |
|
CodeEmitterGen.cpp
|
|
|
|
CodeGenDAGPatterns.cpp
|
[SVE] Replace TypeSize comparison operators in llvm/utils/TableGen
|
2020-10-19 08:21:36 +01:00 |
|
CodeGenDAGPatterns.h
|
CodeGenDAGPatterns.h - remove unnecessary ComplexPattern forward declaration. NFCI.
|
2020-07-20 15:17:19 +01:00 |
|
CodeGenHwModes.cpp
|
|
|
|
CodeGenHwModes.h
|
|
|
|
CodeGenInstruction.cpp
|
[TableGen] Handle (outs variable_ops)
|
2020-06-04 16:07:33 +03:00 |
|
CodeGenInstruction.h
|
|
|
|
CodeGenIntrinsics.h
|
[IR] Add NoUndef attribute to Intrinsics.td
|
2020-08-27 02:54:48 +09:00 |
|
CodeGenMapTable.cpp
|
|
|
|
CodeGenRegisters.cpp
|
[TableGen] Fix invalid comparison function SizeOrder in getMatchingSubClassWithSubRegs
|
2020-09-15 15:48:43 -04:00 |
|
CodeGenRegisters.h
|
[TableGen][GlobalISel] Rework RegisterBankEmitter for easier const correctness.
|
2020-03-18 19:52:23 +00:00 |
|
CodeGenSchedule.cpp
|
Fix Windows/MSVC build after 6e56046f65
|
2020-10-13 15:24:58 +03:00 |
|
CodeGenSchedule.h
|
[TableGen][SchedModels] Fix aliasing of SchedWriteVariant
|
2020-10-13 13:05:24 +03:00 |
|
CodeGenTarget.cpp
|
[IR][FIX] Intrinsics - don't apply default willreturn if IntrNoReturn is specified
|
2020-10-12 11:29:33 +02:00 |
|
CodeGenTarget.h
|
[TableGen][GlobalISel] Fix handling of zero_reg
|
2020-09-18 11:01:11 +02:00 |
|
CTagsEmitter.cpp
|
|
|
|
DAGISelEmitter.cpp
|
|
|
|
DAGISelMatcher.cpp
|
|
|
|
DAGISelMatcher.h
|
|
|
|
DAGISelMatcherEmitter.cpp
|
llvm-tblgen -gen-dag-isel: Hoist SmallVector TmpBuf
|
2020-04-25 20:41:04 -07:00 |
|
DAGISelMatcherGen.cpp
|
[TableGen] Fix register class handling in TableGen's DAG ISel Matcher Generator
|
2020-05-13 10:17:03 +01:00 |
|
DAGISelMatcherOpt.cpp
|
|
|
|
DFAEmitter.cpp
|
[TableGen] Do not construct string from nullptr
|
2020-09-10 16:42:11 +02:00 |
|
DFAEmitter.h
|
DFAEmitter.h - remove unnecessary headers. NFC.
|
2020-05-08 14:53:10 +01:00 |
|
DFAPacketizerEmitter.cpp
|
|
|
|
DirectiveEmitter.cpp
|
[flang][directives] Use TableGen to generate clause unparsing
|
2020-08-17 14:22:25 -04:00 |
|
DisassemblerEmitter.cpp
|
|
|
|
ExegesisEmitter.cpp
|
|
|
|
FastISelEmitter.cpp
|
|
|
|
FixedLenDecoderEmitter.cpp
|
[TableGen] Support combining AssemblerPredicates with ORs
|
2020-03-13 17:13:51 +00:00 |
|
GICombinerEmitter.cpp
|
[gicombiner] Allow disable-rule option to disable all-except-...
|
2020-06-16 16:57:16 -07:00 |
|
GlobalISelEmitter.cpp
|
[TableGen][GlobalISel] add handling of nested *_SUBREG
|
2020-10-05 10:42:18 +02:00 |
|
InfoByHwMode.cpp
|
|
|
|
InfoByHwMode.h
|
|
|
|
InstrDocsEmitter.cpp
|
|
|
|
InstrInfoEmitter.cpp
|
TableGen: Don't reconstruct CodeGenDAGTarget
|
2020-05-23 12:15:44 -04:00 |
|
IntrinsicEmitter.cpp
|
[SVE] Replace TypeSize comparison operators in llvm/utils/TableGen
|
2020-10-19 08:21:36 +01:00 |
|
LLVMBuild.txt
|
[gn] Remove unneeded MC dep from llvm-tblgen
|
2020-09-11 18:28:49 -07:00 |
|
OptEmitter.cpp
|
|
|
|
OptEmitter.h
|
|
|
|
OptParserEmitter.cpp
|
[clangd] Fix the build with clang <3.9.
|
2020-07-17 16:12:31 -06:00 |
|
OptRSTEmitter.cpp
|
|
|
|
PredicateExpander.cpp
|
[ARM][SchedModels] Convert IsPredicatedPred to MCSchedPredicate
|
2020-10-19 11:37:54 +03:00 |
|
PredicateExpander.h
|
[ARM][SchedModels] Convert IsPredicatedPred to MCSchedPredicate
|
2020-10-19 11:37:54 +03:00 |
|
PseudoLoweringEmitter.cpp
|
[TableGen] Add overload of RecordKeeper::getAllDerivedDefinitions()
|
2020-10-12 16:40:09 -04:00 |
|
RegisterBankEmitter.cpp
|
GlobalISel: Define InvalidRegBankID enum value
|
2020-08-06 12:39:49 -04:00 |
|
RegisterInfoEmitter.cpp
|
Internalize functions from various tools. NFC
|
2020-09-26 15:57:13 -07:00 |
|
RISCVCompressInstEmitter.cpp
|
[RISCV] [TableGen] Modify RISCVCompressInstEmitter.cpp to use getAllDerivedDefinitions().
|
2020-10-15 10:11:12 -04:00 |
|
SDNodeProperties.cpp
|
|
|
|
SDNodeProperties.h
|
|
|
|
SearchableTableEmitter.cpp
|
Enhance TableGen so that backends can produce better error messages.
|
2020-09-23 13:35:32 -04:00 |
|
SequenceToOffsetTable.h
|
|
|
|
SubtargetEmitter.cpp
|
[ARM][SchedModels] Convert IsPredicatedPred to MCSchedPredicate
|
2020-10-19 11:37:54 +03:00 |
|
SubtargetFeatureInfo.cpp
|
SubtargetFeatureInfo.h - remove unnecessary include and forward declarations. NFCI.
|
2020-07-20 13:39:24 +01:00 |
|
SubtargetFeatureInfo.h
|
SubtargetFeatureInfo.h - remove unnecessary include and forward declarations. NFCI.
|
2020-07-20 13:39:24 +01:00 |
|
TableGen.cpp
|
[TableGen] New backend to print detailed records.
|
2020-10-02 10:22:13 -04:00 |
|
TableGenBackends.h
|
[flang][openmp] Check clauses allowed semantic with tablegen generated map
|
2020-07-11 12:45:12 -04:00 |
|
tdtags
|
|
|
|
Types.cpp
|
|
|
|
Types.h
|
|
|
|
WebAssemblyDisassemblerEmitter.cpp
|
|
|
|
WebAssemblyDisassemblerEmitter.h
|
|
|
|
X86DisassemblerShared.h
|
|
|
|
X86DisassemblerTables.cpp
|
[X86] Remove MODRM_SPLITREGM from the disassembler tables.
|
2020-07-03 00:16:20 -07:00 |
|
X86DisassemblerTables.h
|
|
|
|
X86EVEX2VEXTablesEmitter.cpp
|
|
|
|
X86FoldTablesEmitter.cpp
|
[X86] Sort the tables before printing in X86FoldTablesEmitter.
|
2020-10-18 17:39:38 -07:00 |
|
X86ModRMFilters.cpp
|
[X86-64] Support Intel AMX instructions
|
2020-07-02 08:57:04 +08:00 |
|
X86ModRMFilters.h
|
[X86-64] Support Intel AMX instructions
|
2020-07-02 08:57:04 +08:00 |
|
X86RecognizableInstr.cpp
|
[X86] Allow lsl/lar to be parsed with a GR16, GR32, or GR64 as source register.
|
2020-07-15 23:51:37 -07:00 |
|
X86RecognizableInstr.h
|
[X86-64] Support Intel AMX instructions
|
2020-07-02 08:57:04 +08:00 |
