1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
llvm-mirror/test/CodeGen/MSP430/InstII.ll
Anton Korobeynikov 3372fe3874 [MSP430] Add missing instruction forms
* Add missing mm, [r|m]n, [r|m]p instruction forms.
* Fix bit16mc instruction.

Patch by Kristina Bessonova!

Differential Revision: https://reviews.llvm.org/D56546

llvm-svn: 350902
2019-01-10 22:54:53 +00:00

69 lines
1.6 KiB
LLVM

; RUN: llc -march=msp430 < %s | FileCheck %s
target datalayout = "e-p:16:8:8-i8:8:8-i16:8:8-i32:8:8"
target triple = "msp430-generic-generic"
define void @rra8m(i8* %i) {
entry:
; CHECK-LABEL: rra8m:
; CHECK: rra.b 2(r12)
%0 = getelementptr inbounds i8, i8* %i, i16 2
%1 = load i8, i8* %0, align 1
%shr = ashr i8 %1, 1
store i8 %shr, i8* %0, align 1
ret void
}
define void @rra16m(i16* %i) {
entry:
; CHECK-LABEL: rra16m:
; CHECK: rra 4(r12)
%0 = getelementptr inbounds i16, i16* %i, i16 2
%1 = load i16, i16* %0, align 2
%shr = ashr i16 %1, 1
store i16 %shr, i16* %0, align 2
ret void
}
; TODO: `clrc; rrc.b 2(r12)` is expected
define void @rrc8m(i8* %g) {
entry:
; CHECK-LABEL: rrc8m:
; CHECK: mov.b 2(r12), r13
; CHECK: clrc
; CHECK: rrc.b r13
; CHECK: mov.b r13, 2(r12)
%add.ptr = getelementptr inbounds i8, i8* %g, i16 2
%0 = load i8, i8* %add.ptr, align 1
%1 = lshr i8 %0, 1
store i8 %1, i8* %add.ptr, align 1
ret void
}
; TODO: `clrc; rrc 4(r12)` is expected
define void @rrc16m(i16* %g) {
entry:
; CHECK-LABEL: rrc16m:
; CHECK: mov 4(r12), r13
; CHECK: clrc
; CHECK: rrc r13
; CHECK: mov r13, 4(r12)
%add.ptr = getelementptr inbounds i16, i16* %g, i16 2
%0 = load i16, i16* %add.ptr, align 2
%shr = lshr i16 %0, 1
store i16 %shr, i16* %add.ptr, align 2
ret void
}
define void @sxt16m(i16* %x) {
entry:
; CHECK-LABEL: sxt16m:
; CHECK: sxt 4(r12)
%add.ptr = getelementptr inbounds i16, i16* %x, i16 2
%0 = bitcast i16* %add.ptr to i8*
%1 = load i8, i8* %0, align 1
%conv = sext i8 %1 to i16
store i16 %conv, i16* %add.ptr, align 2
ret void
}