1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-25 04:02:41 +01:00
llvm-mirror/test/CodeGen/Thumb/machine-cse-physreg.mir
Puyan Lotfi d4c615be8c Followup on Proposal to move MIR physical register namespace to '$' sigil.
Discussed here:

http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html

In preparation for adding support for named vregs we are changing the sigil for
physical registers in MIR to '$' from '%'. This will prevent name clashes of
named physical register with named vregs.

llvm-svn: 323922
2018-01-31 22:04:26 +00:00

36 lines
768 B
YAML

# RUN: llc -mtriple thumbv5e -run-pass=machine-cse -o - %s | FileCheck %s
# This is a contrived example made to expose a bug in
# MachineCSE, see PR32538.
# MachineCSE must not remove this def of $cpsr:
# CHECK-LABEL: bb.1:
# CHECK: , $cpsr = tLSLri
...
---
name: spam
registers:
- { id: 0, class: tgpr }
- { id: 1, class: tgpr }
- { id: 2, class: tgpr }
- { id: 3, class: tgpr }
liveins:
- { reg: '$r0', virtual-reg: '%0' }
body: |
bb.0:
liveins: $r0
%0 = COPY $r0
%1, $cpsr = tLSLri %0, 2, 14, $noreg
tCMPi8 %0, 5, 14, $noreg, implicit-def $cpsr
tBcc %bb.8, 8, $cpsr
bb.1:
%2, $cpsr = tLSLri %0, 2, 14, $noreg
bb.8:
liveins: $cpsr
%3 = COPY $cpsr
tSTRi killed %3, %0, 0, 14, $noreg
...