mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-24 03:33:20 +01:00
ebc93587cb
For RISC-V it is desirable to have relaxation happen in the linker once addresses are known, and as such the size between two instructions/byte sequences in a section could change. For most assembler expressions, this is fine, as the absolute address results in the expression being converted to a fixup, and finally relocations. However, for expressions such as .quad .L2-.L1, the assembler folds this down to a constant once fragments are laid out, under the assumption that the difference can no longer change, although in the case of linker relaxation the differences can change at link time, so the constant is incorrect. One place where this commonly appears is in debug information, where the size of a function expression is in a form similar to the above. This patch extends the assembler to allow an AsmBackend to declare that it does not want the assembler to fold down this expression, and instead generate a pair of relocations that allow the linker to carry out the calculation. In this case, the expression is not folded, but when it comes to emitting a fixup, the generic FK_Data_* fixups are converted into a pair, one for the addition half, one for the subtraction, and this is passed to the relocation generating methods as usual. I have named these FK_Data_Add_* and FK_Data_Sub_* to indicate which half these are for. For RISC-V, which supports this via e.g. the R_RISCV_ADD64, R_RISCV_SUB64 pair of relocations, these are also set to always emit relocations relative to local symbols rather than section offsets. This is to deal with the fact that if relocations were calculated on e.g. .text+8 and .text+4, the result 12 would be stored rather than 4 as both addends are added in the linker. Differential Revision: https://reviews.llvm.org/D45181 Patch by Simon Cook. llvm-svn: 333079
18 lines
601 B
ArmAsm
18 lines
601 B
ArmAsm
# RUN: llvm-mc -filetype=obj -triple=riscv32 %s \
|
|
# RUN: | llvm-objdump -d - | FileCheck %s -check-prefix=CHECK-INSTR
|
|
|
|
# RUN: llvm-mc -filetype=obj -triple=riscv32 %s \
|
|
# RUN: | llvm-readobj -r | FileCheck %s -check-prefix=CHECK-REL
|
|
|
|
# Check the assembler can handle hi and lo expressions with a constant
|
|
# address. Test case derived from test/MC/Mips/hilo-addressing.s
|
|
|
|
# Check that 1 is added to the high 20 bits if bit 11 of the low part is 1.
|
|
.equ addr, 0xdeadbeef
|
|
lui t0, %hi(addr)
|
|
lw ra, %lo(addr)(t0)
|
|
# CHECK-INSTR: lui t0, 912092
|
|
# CHECK-INSTR: lw ra, -273(t0)
|
|
|
|
# CHECK-REL-NOT: R_RISCV
|