1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-19 11:02:59 +02:00
llvm-mirror/test/CodeGen/Lanai
Amaury Sechet bbb05cb714 Remove SETCCE use from Lanai's backend
Summary: This creates a small perf regression, but after talking with Jacques Pienaar, he was good with it to get things moving toward removng SETCCE.

Reviewers: jpienaar, bryant

Subscribers: llvm-commits

Differential Revision: https://reviews.llvm.org/D47626

llvm-svn: 333838
2018-06-03 12:56:24 +00:00
..
codemodel.ll [lanai] Simplify small section check in LowerGlobalAddress and treat ldata sections specially. 2016-12-15 16:56:16 +00:00
comparisons_i32.ll
comparisons_i64.ll Remove SETCCE use from Lanai's backend 2018-06-03 12:56:24 +00:00
constant_multiply.ll
delay_filler.ll
i32.ll
lanai-misched-trivial-disjoint.ll [CodeGen] Use MachineOperand::print in the MIRPrinter for MO_Register. 2017-12-07 10:40:31 +00:00
lit.local.cfg
lshift64.ll
masking_setccs.ll [lanai] Add computeKnownBitsForTargetNode for Lanai. 2017-05-09 18:35:26 +00:00
mem_alu_combiner.ll
multiply.ll
peephole-compare.mir Followup on Proposal to move MIR physical register namespace to '$' sigil. 2018-01-31 22:04:26 +00:00
rshift64.ll
select.ll
set_and_hi.ll
shift.ll
stack-frame.ll
sub-cmp-peephole.ll
subword.ll