mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-10-19 02:52:53 +02:00
de98d3678e
Since LOCR only accepts GR32 virtual registers, its operands must be copied into this regclass in insertSelect(), when an LOCR is built. Otherwise, the case where the source operand was GRX32 will produce invalid IR. Review: Ulrich Weigand llvm-svn: 299220
21 lines
657 B
LLVM
21 lines
657 B
LLVM
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=zEC12 -verify-machineinstrs | FileCheck %s
|
|
;
|
|
; Test that early if conversion produces LOCR with operands of the right
|
|
; register classes.
|
|
|
|
define void @autogen_SD4739(i8*) {
|
|
; CHECK-NOT: Expected a GR32Bit register, but got a GRX32Bit register
|
|
BB:
|
|
%L34 = load i8, i8* %0
|
|
%Cmp56 = icmp sgt i8 undef, %L34
|
|
br label %CF246
|
|
|
|
CF246: ; preds = %CF246, %BB
|
|
%Sl163 = select i1 %Cmp56, i8 %L34, i8 undef
|
|
br i1 undef, label %CF246, label %CF248
|
|
|
|
CF248: ; preds = %CF248, %CF246
|
|
store i8 %Sl163, i8* %0
|
|
br label %CF248
|
|
}
|