mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2025-01-31 20:51:52 +01:00
d4c615be8c
Discussed here: http://lists.llvm.org/pipermail/llvm-dev/2018-January/120320.html In preparation for adding support for named vregs we are changing the sigil for physical registers in MIR to '$' from '%'. This will prevent name clashes of named physical register with named vregs. llvm-svn: 323922
37 lines
1.3 KiB
YAML
37 lines
1.3 KiB
YAML
# RUN: llc -march=hexagon -run-pass none -o - %s | FileCheck %s
|
|
---
|
|
name: fred
|
|
|
|
body: |
|
|
bb.0:
|
|
|
|
; CHECK: target-flags(hexagon-pcrel)
|
|
$r0 = A2_tfrsi target-flags (hexagon-pcrel) 0
|
|
; CHECK: target-flags(hexagon-got)
|
|
$r0 = A2_tfrsi target-flags (hexagon-got) 0
|
|
; CHECK: target-flags(hexagon-lo16)
|
|
$r0 = A2_tfrsi target-flags (hexagon-lo16) 0
|
|
; CHECK: target-flags(hexagon-hi16)
|
|
$r0 = A2_tfrsi target-flags (hexagon-hi16) 0
|
|
; CHECK: target-flags(hexagon-gprel)
|
|
$r0 = A2_tfrsi target-flags (hexagon-gprel) 0
|
|
; CHECK: target-flags(hexagon-gdgot)
|
|
$r0 = A2_tfrsi target-flags (hexagon-gdgot) 0
|
|
; CHECK: target-flags(hexagon-gdplt)
|
|
$r0 = A2_tfrsi target-flags (hexagon-gdplt) 0
|
|
; CHECK: target-flags(hexagon-ie)
|
|
$r0 = A2_tfrsi target-flags (hexagon-ie) 0
|
|
; CHECK: target-flags(hexagon-iegot)
|
|
$r0 = A2_tfrsi target-flags (hexagon-iegot) 0
|
|
; CHECK: target-flags(hexagon-tprel)
|
|
$r0 = A2_tfrsi target-flags (hexagon-tprel) 0
|
|
|
|
; CHECK: target-flags(hexagon-ext)
|
|
$r0 = A2_tfrsi target-flags (hexagon-ext) 0
|
|
; CHECK: target-flags(hexagon-pcrel, hexagon-ext)
|
|
$r0 = A2_tfrsi target-flags (hexagon-pcrel,hexagon-ext) 0
|
|
; CHECK: target-flags(hexagon-ie, hexagon-ext)
|
|
$r0 = A2_tfrsi target-flags (hexagon-ie,hexagon-ext) 0
|
|
...
|
|
|