| .. |
|
AsmParser
|
[AMDGPU] Assembler: refactor convert methods (VOP3 and MIMG)
|
2017-07-07 15:21:52 +00:00 |
|
Disassembler
|
[AMDGPU] SDWA: several fixes for V_CVT and VOPC instructions
|
2017-06-27 15:02:23 +00:00 |
|
InstPrinter
|
[AMDGPU] Add intrinsics for tbuffer load and store
|
2017-06-22 16:29:22 +00:00 |
|
MCTargetDesc
|
AMDGPU: Whitespace fixes
|
2017-06-26 03:01:36 +00:00 |
|
TargetInfo
|
fix trivial typos; NFC
|
2017-07-02 03:24:54 +00:00 |
|
Utils
|
[AMDGPU][MC] Corrected V_*QSAD* instructions to check that dest register is different than any of the src
|
2017-06-21 14:41:34 +00:00 |
|
AMDGPU.h
|
AMDGPU: Remove SITypeRewriter
|
2017-06-28 21:38:50 +00:00 |
|
AMDGPU.td
|
[AMDGPU] SDWA: several fixes for V_CVT and VOPC instructions
|
2017-06-27 15:02:23 +00:00 |
|
AMDGPUAliasAnalysis.cpp
|
Sort the remaining #include lines in include/... and lib/....
|
2017-06-06 11:49:48 +00:00 |
|
AMDGPUAliasAnalysis.h
|
|
|
|
AMDGPUAlwaysInlinePass.cpp
|
[AMDGPU] Testing commit access only, no real change
|
2017-06-15 23:02:55 +00:00 |
|
AMDGPUAnnotateKernelFeatures.cpp
|
[LegacyPassManager] Remove TargetMachine constructors
|
2017-05-18 17:21:13 +00:00 |
|
AMDGPUAnnotateUniformValues.cpp
|
DivergencyAnalysis patch for review
|
2017-06-15 19:33:10 +00:00 |
|
AMDGPUAsmPrinter.cpp
|
Move Object format code to lib/BinaryFormat.
|
2017-06-07 03:48:56 +00:00 |
|
AMDGPUAsmPrinter.h
|
Sort the remaining #include lines in include/... and lib/....
|
2017-06-06 11:49:48 +00:00 |
|
AMDGPUCallingConv.td
|
AMDGPU: Start defining a calling convention
|
2017-05-17 21:56:25 +00:00 |
|
AMDGPUCallLowering.cpp
|
Sort the remaining #include lines in include/... and lib/....
|
2017-06-06 11:49:48 +00:00 |
|
AMDGPUCallLowering.h
|
AMDGPU: Start defining a calling convention
|
2017-05-17 21:56:25 +00:00 |
|
AMDGPUCodeGenPrepare.cpp
|
[AMDGPU] Always use rcp + mul with fast math
|
2017-07-06 20:34:21 +00:00 |
|
AMDGPUFrameLowering.cpp
|
|
|
|
AMDGPUFrameLowering.h
|
|
|
|
AMDGPUGenRegisterBankInfo.def
|
|
|
|
AMDGPUInstrInfo.cpp
|
[AMDGPU] SDWA: merge VI and GFX9 pseudo instructions
|
2017-06-21 08:53:38 +00:00 |
|
AMDGPUInstrInfo.h
|
Sort the remaining #include lines in include/... and lib/....
|
2017-06-06 11:49:48 +00:00 |
|
AMDGPUInstrInfo.td
|
[AMDGPU] simplify add x, *ext (setcc) => addc|subb x, 0, setcc
|
2017-06-21 22:05:06 +00:00 |
|
AMDGPUInstructions.td
|
[AMDGPU][MC] Added check for truncation of SOPK imm operand
|
2017-04-26 15:34:19 +00:00 |
|
AMDGPUInstructionSelector.cpp
|
AMDGPU: Start adding offset fields to flat instructions
|
2017-06-12 15:55:58 +00:00 |
|
AMDGPUInstructionSelector.h
|
Sort the remaining #include lines in include/... and lib/....
|
2017-06-06 11:49:48 +00:00 |
|
AMDGPUIntrinsicInfo.cpp
|
|
|
|
AMDGPUIntrinsicInfo.h
|
|
|
|
AMDGPUIntrinsics.td
|
|
|
|
AMDGPUISelDAGToDAG.cpp
|
AMDGPU: Start selecting flat instruction offsets
|
2017-06-12 16:53:51 +00:00 |
|
AMDGPUISelLowering.cpp
|
[AMDGPU] Add intrinsics for tbuffer load and store
|
2017-06-22 16:29:22 +00:00 |
|
AMDGPUISelLowering.h
|
[AMDGPU] Add intrinsics for tbuffer load and store
|
2017-06-22 16:29:22 +00:00 |
|
AMDGPULegalizerInfo.cpp
|
AMDGPU/GlobalISel: Mark 32-bit G_SHL as legal
|
2017-06-26 15:56:52 +00:00 |
|
AMDGPULegalizerInfo.h
|
|
|
|
AMDGPULowerIntrinsics.cpp
|
Extend memcpy expansion in Transform/Utils to handle wider operand types.
|
2017-07-07 02:00:06 +00:00 |
|
AMDGPUMachineCFGStructurizer.cpp
|
fix trivial typos, NFC
|
2017-06-27 10:35:37 +00:00 |
|
AMDGPUMachineFunction.cpp
|
AMDGPU: Start defining a calling convention
|
2017-05-17 21:56:25 +00:00 |
|
AMDGPUMachineFunction.h
|
Sort the remaining #include lines in include/... and lib/....
|
2017-06-06 11:49:48 +00:00 |
|
AMDGPUMacroFusion.cpp
|
AMDGPU: Add macro fusion schedule DAG mutation
|
2017-07-06 20:57:05 +00:00 |
|
AMDGPUMacroFusion.h
|
AMDGPU: Add macro fusion schedule DAG mutation
|
2017-07-06 20:57:05 +00:00 |
|
AMDGPUMCInstLower.cpp
|
Sort the remaining #include lines in include/... and lib/....
|
2017-06-06 11:49:48 +00:00 |
|
AMDGPUMCInstLower.h
|
|
|
|
AMDGPUOpenCLImageTypeLoweringPass.cpp
|
|
|
|
AMDGPUPromoteAlloca.cpp
|
[AMDGPU] Fix for issue in alloca to vector promotion pass
|
2017-06-09 14:16:22 +00:00 |
|
AMDGPUPTNote.h
|
|
|
|
AMDGPURegAsmNames.inc.cpp
|
AMDGPU: Work around build special casing .inc files
|
2017-06-08 19:25:21 +00:00 |
|
AMDGPURegisterBankInfo.cpp
|
[RegisterBankInfo] Uniquely allocate instruction mapping.
|
2017-05-05 22:48:22 +00:00 |
|
AMDGPURegisterBankInfo.h
|
Sort the remaining #include lines in include/... and lib/....
|
2017-06-06 11:49:48 +00:00 |
|
AMDGPURegisterBanks.td
|
|
|
|
AMDGPURegisterInfo.cpp
|
Sort the remaining #include lines in include/... and lib/....
|
2017-06-06 11:49:48 +00:00 |
|
AMDGPURegisterInfo.h
|
AMDGPU: Start defining a calling convention
|
2017-05-17 21:56:25 +00:00 |
|
AMDGPURegisterInfo.td
|
|
|
|
AMDGPUSubtarget.cpp
|
[AMDGPU] Fix -Wimplicit-fallthrough warnings. NFCI.
|
2017-07-07 10:18:57 +00:00 |
|
AMDGPUSubtarget.h
|
[AMDGPU] SDWA: several fixes for V_CVT and VOPC instructions
|
2017-06-27 15:02:23 +00:00 |
|
AMDGPUTargetMachine.cpp
|
AMDGPU: Add macro fusion schedule DAG mutation
|
2017-07-06 20:57:05 +00:00 |
|
AMDGPUTargetMachine.h
|
TargetMachine: Indicate whether machine verifier passes.
|
2017-05-31 18:41:23 +00:00 |
|
AMDGPUTargetObjectFile.cpp
|
Move Object format code to lib/BinaryFormat.
|
2017-06-07 03:48:56 +00:00 |
|
AMDGPUTargetObjectFile.h
|
|
|
|
AMDGPUTargetTransformInfo.cpp
|
[LoopUnroll] Pass SCEV to getUnrollingPreferences hook. NFCI.
|
2017-06-28 15:53:17 +00:00 |
|
AMDGPUTargetTransformInfo.h
|
[LoopUnroll] Pass SCEV to getUnrollingPreferences hook. NFCI.
|
2017-06-28 15:53:17 +00:00 |
|
AMDGPUUnifyDivergentExitNodes.cpp
|
|
|
|
AMDGPUUnifyMetadata.cpp
|
|
|
|
AMDILCFGStructurizer.cpp
|
|
|
|
AMDKernelCodeT.h
|
|
|
|
BUFInstructions.td
|
[AMDGPU] Add intrinsics for tbuffer load and store
|
2017-06-22 16:29:22 +00:00 |
|
CaymanInstructions.td
|
|
|
|
CIInstructions.td
|
|
|
|
CMakeLists.txt
|
AMDGPU: Add macro fusion schedule DAG mutation
|
2017-07-06 20:57:05 +00:00 |
|
DSInstructions.td
|
[AMDGPU][MC] New syntax for ds_swizzle_b32 offset
|
2017-05-31 16:26:47 +00:00 |
|
EvergreenInstructions.td
|
|
|
|
FLATInstructions.td
|
AMDGPU: Start adding global_* instructions
|
2017-06-20 19:54:14 +00:00 |
|
GCNHazardRecognizer.cpp
|
Sort the remaining #include lines in include/... and lib/....
|
2017-06-06 11:49:48 +00:00 |
|
GCNHazardRecognizer.h
|
|
|
|
GCNIterativeScheduler.cpp
|
Make helper functions static. NFC.
|
2017-05-26 20:09:00 +00:00 |
|
GCNIterativeScheduler.h
|
|
|
|
GCNMinRegStrategy.cpp
|
Make helper functions static. NFC.
|
2017-05-26 20:09:00 +00:00 |
|
GCNRegPressure.cpp
|
Make helper functions static. NFC.
|
2017-05-26 20:09:00 +00:00 |
|
GCNRegPressure.h
|
[AMDGPU] Fix incorrect register usage tracking in GCNUpwardTracker
|
2017-05-22 13:09:40 +00:00 |
|
GCNSchedStrategy.cpp
|
[AMDGPU] Use GCNRPTracker dumper methods in scheduler
|
2017-05-16 16:31:45 +00:00 |
|
GCNSchedStrategy.h
|
[AMDGPU] Cache live-ins and register pressure in scheduler
|
2017-05-16 16:11:26 +00:00 |
|
LLVMBuild.txt
|
|
|
|
MIMGInstructions.td
|
[AMDGPU] Fix latency of MIMG instructions
|
2017-07-04 14:43:38 +00:00 |
|
Processors.td
|
AMDGPU: Whitespace fixes
|
2017-06-26 03:01:36 +00:00 |
|
R600ClauseMergePass.cpp
|
[LegacyPassManager] Remove TargetMachine constructors
|
2017-05-18 17:21:13 +00:00 |
|
R600ControlFlowFinalizer.cpp
|
[AMDGPU] Fix -Wimplicit-fallthrough warnings. NFCI.
|
2017-07-07 10:18:57 +00:00 |
|
R600Defines.h
|
|
|
|
R600EmitClauseMarkers.cpp
|
Sort the remaining #include lines in include/... and lib/....
|
2017-06-06 11:49:48 +00:00 |
|
R600ExpandSpecialInstrs.cpp
|
Sort the remaining #include lines in include/... and lib/....
|
2017-06-06 11:49:48 +00:00 |
|
R600FrameLowering.cpp
|
Sort the remaining #include lines in include/... and lib/....
|
2017-06-06 11:49:48 +00:00 |
|
R600FrameLowering.h
|
|
|
|
R600InstrFormats.td
|
|
|
|
R600InstrInfo.cpp
|
Sort the remaining #include lines in include/... and lib/....
|
2017-06-06 11:49:48 +00:00 |
|
R600InstrInfo.h
|
|
|
|
R600Instructions.td
|
|
|
|
R600Intrinsics.td
|
AMDGPU: Make intrinsics speculatable
|
2017-05-02 16:57:44 +00:00 |
|
R600ISelLowering.cpp
|
AMDGPU: Cleanup CreateLiveInRegister
|
2017-06-19 21:52:45 +00:00 |
|
R600ISelLowering.h
|
[AMDGPU] Prevent too large store merges in AMDGPU Subtargets. NFCI.
|
2017-05-24 15:59:09 +00:00 |
|
R600MachineFunctionInfo.cpp
|
|
|
|
R600MachineFunctionInfo.h
|
|
|
|
R600MachineScheduler.cpp
|
Sort the remaining #include lines in include/... and lib/....
|
2017-06-06 11:49:48 +00:00 |
|
R600MachineScheduler.h
|
|
|
|
R600OptimizeVectorRegisters.cpp
|
[LegacyPassManager] Remove TargetMachine constructors
|
2017-05-18 17:21:13 +00:00 |
|
R600Packetizer.cpp
|
Sort the remaining #include lines in include/... and lib/....
|
2017-06-06 11:49:48 +00:00 |
|
R600RegisterInfo.cpp
|
AMDGPU: Start defining a calling convention
|
2017-05-17 21:56:25 +00:00 |
|
R600RegisterInfo.h
|
AMDGPU: Start defining a calling convention
|
2017-05-17 21:56:25 +00:00 |
|
R600RegisterInfo.td
|
[AMDGPU] Add INDIRECT_BASE_ADDR to R600_Reg32 class (PR33045)
|
2017-05-23 21:27:15 +00:00 |
|
R600Schedule.td
|
|
|
|
R700Instructions.td
|
|
|
|
SIAnnotateControlFlow.cpp
|
Remove now useless trailing nullptr in StructType::get
|
2017-05-11 08:46:02 +00:00 |
|
SIDebuggerInsertNops.cpp
|
Sort the remaining #include lines in include/... and lib/....
|
2017-06-06 11:49:48 +00:00 |
|
SIDefines.h
|
[AMDGPU] SDWA: merge VI and GFX9 pseudo instructions
|
2017-06-21 08:53:38 +00:00 |
|
SIFixControlFlowLiveIntervals.cpp
|
|
|
|
SIFixSGPRCopies.cpp
|
[AMDGPU] Eliminate SGPR to VGPR copy when possible
|
2017-06-20 18:32:42 +00:00 |
|
SIFixVGPRCopies.cpp
|
|
|
|
SIFoldOperands.cpp
|
[AMDGPU] Fix -Wimplicit-fallthrough warnings. NFCI.
|
2017-07-07 10:18:57 +00:00 |
|
SIFrameLowering.cpp
|
AMDGPU: Setup SP/FP in callee function prolog/epilog
|
2017-06-26 17:53:59 +00:00 |
|
SIFrameLowering.h
|
AMDGPU: Setup SP/FP in callee function prolog/epilog
|
2017-06-26 17:53:59 +00:00 |
|
SIInsertSkips.cpp
|
|
|
|
SIInsertWaitcnts.cpp
|
[AMDGPU] Fix uninit'ed var (RevisitLoop)
|
2017-06-05 19:29:01 +00:00 |
|
SIInsertWaits.cpp
|
AMDGPU: Make auto waitcnt before barrier a feature
|
2017-06-02 17:40:26 +00:00 |
|
SIInstrFormats.td
|
[AMDGPU][MC] Fixed bugs in export instruction
|
2017-05-19 13:36:09 +00:00 |
|
SIInstrInfo.cpp
|
[AMDGPU] Fix -Wimplicit-fallthrough warnings. NFCI.
|
2017-07-07 10:18:57 +00:00 |
|
SIInstrInfo.h
|
AMDGPU: Add operand target flags serialization
|
2017-07-02 23:21:48 +00:00 |
|
SIInstrInfo.td
|
[AMDGPU][mc][gfx9] Added support of op_sel/op_sel_hi for V_MAD_MIX*
|
2017-07-07 14:29:06 +00:00 |
|
SIInstructions.td
|
[AMDGPU] Add pattern for v_alignbit_b32 with immediate
|
2017-06-28 02:52:39 +00:00 |
|
SIIntrinsics.td
|
|
|
|
SIISelLowering.cpp
|
[AMDGPU] Always use rcp + mul with fast math
|
2017-07-06 20:34:21 +00:00 |
|
SIISelLowering.h
|
[AMDGPU] Combine add and adde, sub and sube
|
2017-06-21 22:30:01 +00:00 |
|
SILoadStoreOptimizer.cpp
|
[LegacyPassManager] Remove TargetMachine constructors
|
2017-05-18 17:21:13 +00:00 |
|
SILowerControlFlow.cpp
|
Sort the remaining #include lines in include/... and lib/....
|
2017-06-06 11:49:48 +00:00 |
|
SILowerI1Copies.cpp
|
Sort the remaining #include lines in include/... and lib/....
|
2017-06-06 11:49:48 +00:00 |
|
SIMachineFunctionInfo.cpp
|
AMDGPU: Setup SP/FP in callee function prolog/epilog
|
2017-06-26 17:53:59 +00:00 |
|
SIMachineFunctionInfo.h
|
AMDGPU: Partially fix implicit.buffer.ptr intrinsic handling
|
2017-06-26 03:01:31 +00:00 |
|
SIMachineScheduler.cpp
|
Sort the remaining #include lines in include/... and lib/....
|
2017-06-06 11:49:48 +00:00 |
|
SIMachineScheduler.h
|
|
|
|
SIOptimizeExecMasking.cpp
|
|
|
|
SIPeepholeSDWA.cpp
|
[AMDGPU] SDWA: several fixes for V_CVT and VOPC instructions
|
2017-06-27 15:02:23 +00:00 |
|
SIRegisterInfo.cpp
|
AMDGPU: Partially fix implicit.buffer.ptr intrinsic handling
|
2017-06-26 03:01:31 +00:00 |
|
SIRegisterInfo.h
|
AMDGPU: Partially fix implicit.buffer.ptr intrinsic handling
|
2017-06-26 03:01:31 +00:00 |
|
SIRegisterInfo.td
|
|
|
|
SISchedule.td
|
|
|
|
SIShrinkInstructions.cpp
|
AMDGPU: Minor cleanup of shrinking logic
|
2017-07-06 20:56:59 +00:00 |
|
SIWholeQuadMode.cpp
|
|
|
|
SMInstructions.td
|
AMDGPUAnnotateUniformValue should always treat volatile loads as divergent
|
2017-06-02 15:25:52 +00:00 |
|
SOPInstructions.td
|
Resubmit r303859 with test fixed.
|
2017-05-26 20:38:26 +00:00 |
|
VIInstrFormats.td
|
|
|
|
VIInstructions.td
|
|
|
|
VOP1Instructions.td
|
[AMDGPU] SDWA: merge VI and GFX9 pseudo instructions
|
2017-06-21 08:53:38 +00:00 |
|
VOP2Instructions.td
|
[AMDGPU] SDWA: remove support for VOP2 instructions that have only 64-bit encoding
|
2017-06-22 12:42:14 +00:00 |
|
VOP3Instructions.td
|
[AMDGPU] Add intrinsics for alignbit and alignbyte instructions
|
2017-06-09 19:03:00 +00:00 |
|
VOP3PInstructions.td
|
[AMDGPU][mc][gfx9] Added support of op_sel/op_sel_hi for V_MAD_MIX*
|
2017-07-07 14:29:06 +00:00 |
|
VOPCInstructions.td
|
[AMDGPU] SDWA: merge VI and GFX9 pseudo instructions
|
2017-06-21 08:53:38 +00:00 |
|
VOPInstructions.td
|
[AMDGPU] Assembler: refactor convert methods (VOP3 and MIMG)
|
2017-07-07 15:21:52 +00:00 |
fa1d4df786