1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-18 18:42:46 +02:00
llvm-mirror/test/CodeGen/Hexagon/autohvx
Krzysztof Parzyszek c2a5b4b260 [Hexagon] Generate vector min/max for HVX
llvm-svn: 369014
2019-08-15 16:13:17 +00:00
..
align2-64b.ll
align2-128b.ll
align-64b.ll
align-128b.ll
arith.ll
bitcount-64b.ll
bitcount-128b.ll
bitwise-pred-64b.ll [DAGCombiner] allow hoisting vector bitwise logic ahead of truncates 2018-12-16 14:57:04 +00:00
bitwise-pred-128b.ll [DAGCombiner] allow hoisting vector bitwise logic ahead of truncates 2018-12-16 14:57:04 +00:00
bswap.ll
build-vector-i32-type.ll [Hexagon] Remove fcmp undef from reduced tests 2019-03-29 19:14:52 +00:00
concat-vectors-64b.ll
concat-vectors-128b.ll
contract-64b.ll
contract-128b.ll
ctpop-split.ll
deal-64b.ll
deal-128b.ll
delta2-64b.ll
delta-64b.ll
delta-128b.ll
extract-element.ll
float-cost.ll
interleave.ll
isel-anyext-inreg.ll
isel-anyext-pair.ll
isel-bitcast-vsplat2.ll
isel-bitcast-vsplat.ll
isel-bool-vector.ll
isel-build-undef.ll
isel-concat-multiple.ll [Hexagon] make test immune to scalarization improvements; NFC 2018-12-14 17:23:01 +00:00
isel-concat-vectors-bool.ll
isel-concat-vectors.ll
isel-const-splat-bitcast.ll
isel-const-splat.ll
isel-const-vector.ll
isel-expand-unaligned-loads-noindexed.ll
isel-expand-unaligned-loads.ll
isel-extractelt-illegal-type.ll
isel-q2v-pair.ll [Hexagon] Split vector pairs for ISD::SIGN_EXTEND and ISD::ZERO_EXTEND 2019-02-20 15:05:19 +00:00
isel-qfalse.ll
isel-select-const.ll
isel-setcc-pair.ll [Hexagon] Remove icmp undef from reduced tests 2019-03-15 15:07:44 +00:00
isel-sext-inreg.ll
isel-shift-byte.ll
isel-shuffle-gather.ll
isel-shuffle-pack.ll
isel-truncate.ll
isel-vec-ext.ll
isel-vsplat-pair.ll
lower-insert-elt.ll
maximize-bandwidth.ll
minmax-64b.ll [Hexagon] Generate vector min/max for HVX 2019-08-15 16:13:17 +00:00
minmax-128b.ll [Hexagon] Generate vector min/max for HVX 2019-08-15 16:13:17 +00:00
perfect-single.ll
reg-sequence.ll
shift-64b.ll
shift-128b.ll
shuff-64b.ll
shuff-128b.ll
shuff-combos-64b.ll
shuff-combos-128b.ll
shuff-single.ll
vdd0.ll
vector-compare-64b.ll [Hexagon] Generate vector min/max for HVX 2019-08-15 16:13:17 +00:00
vector-compare-128b.ll [Hexagon] Generate vector min/max for HVX 2019-08-15 16:13:17 +00:00
vext-64b.ll
vext-128b.ll
vmux-order.ll