mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-23 03:02:36 +01:00
e302c68dde
This patch enables instructions that are destructive on their destination- and first source operand, to be prefixed with a MOVPRFX instruction. This patch also adds a variety of tests: - positive tests for all instructions and forms that accept a movprfx for either or both predicated and unpredicated forms. - negative tests for all instructions and forms that do not accept an unpredicated or predicated movprfx. - negative tests for the diagnostics that get emitted when a MOVPRFX instruction is used incorrectly. This is patch [2/2] in a series to add MOVPRFX instructions: - Patch [1/2]: https://reviews.llvm.org/D49592 - Patch [2/2]: https://reviews.llvm.org/D49593 Reviewers: rengolin, SjoerdMeijer, samparker, fhahn, javed.absar Reviewed By: SjoerdMeijer Differential Revision: https://reviews.llvm.org/D49593 llvm-svn: 338261
60 lines
2.2 KiB
ArmAsm
60 lines
2.2 KiB
ArmAsm
// RUN: not llvm-mc -triple=aarch64 -show-encoding -mattr=+sve 2>&1 < %s| FileCheck %s
|
|
|
|
// Invalid element kind.
|
|
trn1 z10.h, z22.h, z31.x
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid vector kind qualifier
|
|
// CHECK-NEXT: trn1 z10.h, z22.h, z31.x
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
// Element size specifiers should match.
|
|
trn1 z10.h, z3.h, z15.b
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid element width
|
|
// CHECK-NEXT: trn1 z10.h, z3.h, z15.b
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
// Too few operands
|
|
trn1 z1.h, z2.h
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: too few operands for instruction
|
|
// CHECK-NEXT: trn1 z1.h, z2.h
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
// z32 is not a valid SVE data register
|
|
trn1 z1.s, z2.s, z32.s
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
|
|
// CHECK-NEXT: trn1 z1.s, z2.s, z32.s
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
// p16 is not a valid SVE predicate register
|
|
trn1 p1.s, p2.s, p16.s
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
|
|
// CHECK-NEXT: trn1 p1.s, p2.s, p16.s
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
// Combining data and predicate registers as operands
|
|
trn1 z1.s, z2.s, p3.s
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
|
|
// CHECK-NEXT: trn1 z1.s, z2.s, p3.s
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
// Combining predicate and data registers as operands
|
|
trn1 p1.s, p2.s, z3.s
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
|
|
// CHECK-NEXT: trn1 p1.s, p2.s, z3.s
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
|
|
// --------------------------------------------------------------------------//
|
|
// Negative tests for instructions that are incompatible with movprfx
|
|
|
|
movprfx z31.d, p0/z, z6.d
|
|
trn1 z31.d, z31.d, z31.d
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: instruction is unpredictable when following a movprfx, suggest replacing movprfx with mov
|
|
// CHECK-NEXT: trn1 z31.d, z31.d, z31.d
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|
|
|
|
movprfx z31, z6
|
|
trn1 z31.d, z31.d, z31.d
|
|
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: instruction is unpredictable when following a movprfx, suggest replacing movprfx with mov
|
|
// CHECK-NEXT: trn1 z31.d, z31.d, z31.d
|
|
// CHECK-NOT: [[@LINE-1]]:{{[0-9]+}}:
|