2012-02-18 13:03:15 +01:00
|
|
|
//===-- ARM.td - Describe the ARM Target Machine -----------*- tablegen -*-===//
|
2006-05-15 00:18:28 +02:00
|
|
|
//
|
|
|
|
|
// The LLVM Compiler Infrastructure
|
|
|
|
|
//
|
2007-12-29 21:36:04 +01:00
|
|
|
// This file is distributed under the University of Illinois Open Source
|
2006-05-15 00:18:28 +02:00
|
|
|
// License. See LICENSE.TXT for details.
|
|
|
|
|
//
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
//
|
|
|
|
|
//
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
// Target-independent interfaces which we are implementing
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
2008-11-24 08:34:46 +01:00
|
|
|
include "llvm/Target/Target.td"
|
2006-05-15 00:18:28 +02:00
|
|
|
|
2015-11-16 12:10:19 +01:00
|
|
|
//===----------------------------------------------------------------------===//
|
2017-07-13 12:24:30 +02:00
|
|
|
// ARM Subtarget state.
|
2015-11-16 12:10:19 +01:00
|
|
|
//
|
|
|
|
|
|
2017-07-13 12:24:30 +02:00
|
|
|
def ModeThumb : SubtargetFeature<"thumb-mode", "InThumbMode",
|
|
|
|
|
"true", "Thumb mode">;
|
|
|
|
|
|
|
|
|
|
def ModeSoftFloat : SubtargetFeature<"soft-float","UseSoftFloat",
|
|
|
|
|
"true", "Use software floating "
|
|
|
|
|
"point features.">;
|
2015-11-16 12:10:19 +01:00
|
|
|
|
|
|
|
|
|
2011-07-07 10:26:46 +02:00
|
|
|
//===----------------------------------------------------------------------===//
|
2017-07-13 12:24:30 +02:00
|
|
|
// ARM Subtarget features.
|
2011-07-07 10:26:46 +02:00
|
|
|
//
|
|
|
|
|
|
2017-07-13 12:24:30 +02:00
|
|
|
// Floating Point, HW Division and Neon Support
|
|
|
|
|
def FeatureVFP2 : SubtargetFeature<"vfp2", "HasVFPv2", "true",
|
|
|
|
|
"Enable VFP2 instructions">;
|
2010-09-30 03:57:53 +02:00
|
|
|
|
2017-07-13 12:24:30 +02:00
|
|
|
def FeatureVFP3 : SubtargetFeature<"vfp3", "HasVFPv3", "true",
|
|
|
|
|
"Enable VFP3 instructions",
|
|
|
|
|
[FeatureVFP2]>;
|
2015-05-12 03:26:05 +02:00
|
|
|
|
2017-07-13 12:24:30 +02:00
|
|
|
def FeatureNEON : SubtargetFeature<"neon", "HasNEON", "true",
|
|
|
|
|
"Enable NEON instructions",
|
|
|
|
|
[FeatureVFP3]>;
|
|
|
|
|
|
|
|
|
|
def FeatureFP16 : SubtargetFeature<"fp16", "HasFP16", "true",
|
|
|
|
|
"Enable half-precision "
|
|
|
|
|
"floating point">;
|
|
|
|
|
|
|
|
|
|
def FeatureVFP4 : SubtargetFeature<"vfp4", "HasVFPv4", "true",
|
|
|
|
|
"Enable VFP4 instructions",
|
|
|
|
|
[FeatureVFP3, FeatureFP16]>;
|
|
|
|
|
|
|
|
|
|
def FeatureFPARMv8 : SubtargetFeature<"fp-armv8", "HasFPARMv8",
|
|
|
|
|
"true", "Enable ARMv8 FP",
|
|
|
|
|
[FeatureVFP4]>;
|
|
|
|
|
|
|
|
|
|
def FeatureFullFP16 : SubtargetFeature<"fullfp16", "HasFullFP16", "true",
|
|
|
|
|
"Enable full half-precision "
|
|
|
|
|
"floating point",
|
|
|
|
|
[FeatureFPARMv8]>;
|
|
|
|
|
|
|
|
|
|
def FeatureVFPOnlySP : SubtargetFeature<"fp-only-sp", "FPOnlySP", "true",
|
|
|
|
|
"Floating point unit supports "
|
|
|
|
|
"single precision only">;
|
|
|
|
|
|
|
|
|
|
def FeatureD16 : SubtargetFeature<"d16", "HasD16", "true",
|
|
|
|
|
"Restrict FP to 16 double registers">;
|
|
|
|
|
|
|
|
|
|
def FeatureHWDivThumb : SubtargetFeature<"hwdiv",
|
|
|
|
|
"HasHardwareDivideInThumb", "true",
|
|
|
|
|
"Enable divide instructions in Thumb">;
|
|
|
|
|
|
|
|
|
|
def FeatureHWDivARM : SubtargetFeature<"hwdiv-arm",
|
|
|
|
|
"HasHardwareDivideInARM", "true",
|
|
|
|
|
"Enable divide instructions in ARM mode">;
|
|
|
|
|
|
|
|
|
|
// Atomic Support
|
|
|
|
|
def FeatureDB : SubtargetFeature<"db", "HasDataBarrier", "true",
|
|
|
|
|
"Has data barrier (dmb/dsb) instructions">;
|
|
|
|
|
|
|
|
|
|
def FeatureV7Clrex : SubtargetFeature<"v7clrex", "HasV7Clrex", "true",
|
|
|
|
|
"Has v7 clrex instruction">;
|
2007-01-19 08:51:42 +01:00
|
|
|
|
2017-12-21 12:17:49 +01:00
|
|
|
def FeatureDFB : SubtargetFeature<"dfb", "HasFullDataBarrier", "true",
|
|
|
|
|
"Has full data barrier (dfb) instruction">;
|
|
|
|
|
|
2016-01-15 11:23:46 +01:00
|
|
|
def FeatureAcquireRelease : SubtargetFeature<"acquire-release",
|
|
|
|
|
"HasAcquireRelease", "true",
|
2017-07-13 12:24:30 +02:00
|
|
|
"Has v8 acquire/release (lda/ldaex "
|
|
|
|
|
" etc) instructions">;
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
def FeatureSlowFPBrcc : SubtargetFeature<"slow-fp-brcc", "SlowFPBrcc", "true",
|
|
|
|
|
"FP compare + branch is slow">;
|
|
|
|
|
|
|
|
|
|
def FeaturePerfMon : SubtargetFeature<"perfmon", "HasPerfMon", "true",
|
|
|
|
|
"Enable support for Performance "
|
|
|
|
|
"Monitor extensions">;
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
// TrustZone Security Extensions
|
|
|
|
|
def FeatureTrustZone : SubtargetFeature<"trustzone", "HasTrustZone", "true",
|
|
|
|
|
"Enable support for TrustZone "
|
|
|
|
|
"security extensions">;
|
|
|
|
|
|
|
|
|
|
def Feature8MSecExt : SubtargetFeature<"8msecext", "Has8MSecExt", "true",
|
|
|
|
|
"Enable support for ARMv8-M "
|
|
|
|
|
"Security Extensions">;
|
|
|
|
|
|
|
|
|
|
def FeatureCrypto : SubtargetFeature<"crypto", "HasCrypto", "true",
|
|
|
|
|
"Enable support for "
|
|
|
|
|
"Cryptography extensions",
|
|
|
|
|
[FeatureNEON]>;
|
|
|
|
|
|
|
|
|
|
def FeatureCRC : SubtargetFeature<"crc", "HasCRC", "true",
|
|
|
|
|
"Enable support for CRC instructions">;
|
|
|
|
|
|
2017-08-11 11:52:30 +02:00
|
|
|
def FeatureDotProd : SubtargetFeature<"dotprod", "HasDotProd", "true",
|
|
|
|
|
"Enable support for dot product instructions",
|
|
|
|
|
[FeatureNEON]>;
|
2017-07-13 12:24:30 +02:00
|
|
|
|
2016-06-03 16:03:27 +02:00
|
|
|
// Not to be confused with FeatureHasRetAddrStack (return address stack)
|
2017-07-13 12:24:30 +02:00
|
|
|
def FeatureRAS : SubtargetFeature<"ras", "HasRAS", "true",
|
|
|
|
|
"Enable Reliability, Availability "
|
|
|
|
|
"and Serviceability extensions">;
|
|
|
|
|
|
|
|
|
|
// Fast computation of non-negative address offsets
|
|
|
|
|
def FeatureFPAO : SubtargetFeature<"fpao", "HasFPAO", "true",
|
|
|
|
|
"Enable fast computation of "
|
|
|
|
|
"positive address offsets">;
|
|
|
|
|
|
|
|
|
|
// Fast execution of AES crypto operations
|
|
|
|
|
def FeatureFuseAES : SubtargetFeature<"fuse-aes", "HasFuseAES", "true",
|
|
|
|
|
"CPU fuses AES crypto operations">;
|
|
|
|
|
|
2017-07-28 14:54:57 +02:00
|
|
|
// The way of reading thread pointer
|
|
|
|
|
def FeatureReadTp : SubtargetFeature<"read-tp-hard", "ReadTPHard", "true",
|
|
|
|
|
"Reading thread pointer from register">;
|
|
|
|
|
|
2017-07-13 12:24:30 +02:00
|
|
|
// Cyclone can zero VFP registers in 0 cycles.
|
|
|
|
|
def FeatureZCZeroing : SubtargetFeature<"zcz", "HasZeroCycleZeroing", "true",
|
|
|
|
|
"Has zero-cycle zeroing instructions">;
|
|
|
|
|
|
|
|
|
|
// Whether it is profitable to unpredicate certain instructions during if-conversion
|
2016-06-23 09:47:35 +02:00
|
|
|
def FeatureProfUnpredicate : SubtargetFeature<"prof-unpr",
|
2017-07-13 12:24:30 +02:00
|
|
|
"IsProfitableToUnpredicate", "true",
|
2016-06-23 09:47:35 +02:00
|
|
|
"Is profitable to unpredicate">;
|
|
|
|
|
|
|
|
|
|
// Some targets (e.g. Swift) have microcoded VGETLNi32.
|
2017-07-13 12:24:30 +02:00
|
|
|
def FeatureSlowVGETLNi32 : SubtargetFeature<"slow-vgetlni32",
|
|
|
|
|
"HasSlowVGETLNi32", "true",
|
|
|
|
|
"Has slow VGETLNi32 - prefer VMOV">;
|
2016-06-23 09:47:35 +02:00
|
|
|
|
|
|
|
|
// Some targets (e.g. Swift) have microcoded VDUP32.
|
2017-07-13 12:24:30 +02:00
|
|
|
def FeatureSlowVDUP32 : SubtargetFeature<"slow-vdup32", "HasSlowVDUP32",
|
|
|
|
|
"true",
|
|
|
|
|
"Has slow VDUP32 - prefer VMOV">;
|
2016-06-23 09:47:35 +02:00
|
|
|
|
|
|
|
|
// Some targets (e.g. Cortex-A9) prefer VMOVSR to VMOVDRR even when using NEON
|
|
|
|
|
// for scalar FP, as this allows more effective execution domain optimization.
|
2017-07-13 12:24:30 +02:00
|
|
|
def FeaturePreferVMOVSR : SubtargetFeature<"prefer-vmovsr", "PreferVMOVSR",
|
|
|
|
|
"true", "Prefer VMOVSR">;
|
2016-06-23 09:47:35 +02:00
|
|
|
|
|
|
|
|
// Swift has ISHST barriers compatible with Atomic Release semantics but weaker
|
|
|
|
|
// than ISH
|
|
|
|
|
def FeaturePrefISHSTBarrier : SubtargetFeature<"prefer-ishst", "PreferISHST",
|
2017-07-13 12:24:30 +02:00
|
|
|
"true", "Prefer ISHST barriers">;
|
2016-06-23 09:47:35 +02:00
|
|
|
|
2016-07-06 11:22:23 +02:00
|
|
|
// Some targets (e.g. Cortex-A9) have muxed AGU and NEON/FPU.
|
2017-07-13 12:24:30 +02:00
|
|
|
def FeatureMuxedUnits : SubtargetFeature<"muxed-units", "HasMuxedUnits",
|
|
|
|
|
"true",
|
|
|
|
|
"Has muxed AGU and NEON/FPU">;
|
2016-07-06 11:22:23 +02:00
|
|
|
|
2017-07-13 12:24:30 +02:00
|
|
|
// Whether VLDM/VSTM starting with odd register number need more microops
|
|
|
|
|
// than single VLDRS
|
2016-07-06 11:22:23 +02:00
|
|
|
def FeatureSlowOddRegister : SubtargetFeature<"slow-odd-reg", "SlowOddRegister",
|
2017-07-13 12:24:30 +02:00
|
|
|
"true", "VLDM/VSTM starting "
|
|
|
|
|
"with an odd register is slow">;
|
2016-07-06 11:22:23 +02:00
|
|
|
|
|
|
|
|
// Some targets have a renaming dependency when loading into D subregisters.
|
|
|
|
|
def FeatureSlowLoadDSubreg : SubtargetFeature<"slow-load-D-subreg",
|
|
|
|
|
"SlowLoadDSubregister", "true",
|
|
|
|
|
"Loading into D subregs is slow">;
|
2017-07-13 12:24:30 +02:00
|
|
|
|
2016-07-06 13:22:11 +02:00
|
|
|
// Some targets (e.g. Cortex-A15) never want VMOVS to be widened to VMOVD.
|
|
|
|
|
def FeatureDontWidenVMOVS : SubtargetFeature<"dont-widen-vmovs",
|
|
|
|
|
"DontWidenVMOVS", "true",
|
|
|
|
|
"Don't widen VMOVS to VMOVD">;
|
2016-07-06 11:22:23 +02:00
|
|
|
|
2016-07-07 11:11:39 +02:00
|
|
|
// Whether or not it is profitable to expand VFP/NEON MLA/MLS instructions.
|
2017-07-13 12:24:30 +02:00
|
|
|
def FeatureExpandMLx : SubtargetFeature<"expand-fp-mlx",
|
|
|
|
|
"ExpandMLx", "true",
|
|
|
|
|
"Expand VFP/NEON MLA/MLS instructions">;
|
2016-07-07 11:11:39 +02:00
|
|
|
|
|
|
|
|
// Some targets have special RAW hazards for VFP/NEON VMLA/VMLS.
|
|
|
|
|
def FeatureHasVMLxHazards : SubtargetFeature<"vmlx-hazards", "HasVMLxHazards",
|
|
|
|
|
"true", "Has VMLx hazards">;
|
|
|
|
|
|
2016-06-23 09:47:35 +02:00
|
|
|
// Some targets (e.g. Cortex-A9) want to convert VMOVRS, VMOVSR and VMOVS from
|
|
|
|
|
// VFP to NEON, as an execution domain optimization.
|
2017-07-13 12:24:30 +02:00
|
|
|
def FeatureNEONForFPMovs : SubtargetFeature<"neon-fpmovs",
|
|
|
|
|
"UseNEONForFPMovs", "true",
|
|
|
|
|
"Convert VMOVSR, VMOVRS, "
|
|
|
|
|
"VMOVS to NEON">;
|
2016-06-23 09:47:35 +02:00
|
|
|
|
|
|
|
|
// Some processors benefit from using NEON instructions for scalar
|
|
|
|
|
// single-precision FP operations. This affects instruction selection and should
|
|
|
|
|
// only be enabled if the handling of denormals is not important.
|
2017-07-13 12:24:30 +02:00
|
|
|
def FeatureNEONForFP : SubtargetFeature<"neonfp",
|
|
|
|
|
"UseNEONForSinglePrecisionFP",
|
|
|
|
|
"true",
|
|
|
|
|
"Use NEON for single precision FP">;
|
2016-06-23 09:47:35 +02:00
|
|
|
|
2016-06-27 11:08:23 +02:00
|
|
|
// On some processors, VLDn instructions that access unaligned data take one
|
|
|
|
|
// extra cycle. Take that into account when computing operand latencies.
|
|
|
|
|
def FeatureCheckVLDnAlign : SubtargetFeature<"vldn-align", "CheckVLDnAlign",
|
|
|
|
|
"true",
|
|
|
|
|
"Check for VLDn unaligned access">;
|
|
|
|
|
|
|
|
|
|
// Some processors have a nonpipelined VFP coprocessor.
|
|
|
|
|
def FeatureNonpipelinedVFP : SubtargetFeature<"nonpipelined-vfp",
|
|
|
|
|
"NonpipelinedVFP", "true",
|
2017-07-13 12:24:30 +02:00
|
|
|
"VFP instructions are not pipelined">;
|
2016-06-27 11:08:23 +02:00
|
|
|
|
2010-12-05 23:04:16 +01:00
|
|
|
// Some processors have FP multiply-accumulate instructions that don't
|
|
|
|
|
// play nicely with other VFP / NEON instructions, and it's generally better
|
2010-03-26 00:11:16 +01:00
|
|
|
// to just not use them.
|
2017-07-13 12:24:30 +02:00
|
|
|
def FeatureHasSlowFPVMLx : SubtargetFeature<"slowfpvmlx", "SlowFPVMLx", "true",
|
|
|
|
|
"Disable VFP / NEON MAC instructions">;
|
2011-03-31 21:38:48 +02:00
|
|
|
|
|
|
|
|
// Cortex-A8 / A9 Advanced SIMD has multiplier accumulator forwarding.
|
|
|
|
|
def FeatureVMLxForwarding : SubtargetFeature<"vmlx-forwarding",
|
2017-07-13 12:24:30 +02:00
|
|
|
"HasVMLxForwarding", "true",
|
|
|
|
|
"Has multiplier accumulator forwarding">;
|
2011-03-31 21:38:48 +02:00
|
|
|
|
2010-08-09 20:35:19 +02:00
|
|
|
// Disable 32-bit to 16-bit narrowing for experimentation.
|
|
|
|
|
def FeaturePref32BitThumb : SubtargetFeature<"32bit", "Pref32BitThumb", "true",
|
|
|
|
|
"Prefer 32-bit Thumb instrs">;
|
2010-03-26 00:11:16 +01:00
|
|
|
|
2011-04-19 20:11:49 +02:00
|
|
|
/// Some instructions update CPSR partially, which can add false dependency for
|
|
|
|
|
/// out-of-order implementation, e.g. Cortex-A9, unless each individual bit is
|
|
|
|
|
/// mapped to a separate physical register. Avoid partial CPSR update for these
|
|
|
|
|
/// processors.
|
|
|
|
|
def FeatureAvoidPartialCPSR : SubtargetFeature<"avoid-partial-cpsr",
|
|
|
|
|
"AvoidCPSRPartialUpdate", "true",
|
|
|
|
|
"Avoid CPSR partial update for OOO execution">;
|
|
|
|
|
|
2017-06-02 10:53:19 +02:00
|
|
|
/// Disable +1 predication cost for instructions updating CPSR.
|
|
|
|
|
/// Enabled for Cortex-A57.
|
|
|
|
|
def FeatureCheapPredicableCPSR : SubtargetFeature<"cheap-predicable-cpsr",
|
|
|
|
|
"CheapPredicableCPSRDef",
|
|
|
|
|
"true",
|
|
|
|
|
"Disable +1 predication cost for instructions updating CPSR">;
|
|
|
|
|
|
2017-07-13 12:24:30 +02:00
|
|
|
def FeatureAvoidMOVsShOp : SubtargetFeature<"avoid-movs-shop",
|
|
|
|
|
"AvoidMOVsShifterOperand", "true",
|
|
|
|
|
"Avoid movs instructions with "
|
|
|
|
|
"shifter operand">;
|
2012-12-20 20:59:30 +01:00
|
|
|
|
2012-02-28 19:51:51 +01:00
|
|
|
// Some processors perform return stack prediction. CodeGen should avoid issue
|
|
|
|
|
// "normal" call instructions to callees which do not return.
|
2017-07-13 12:24:30 +02:00
|
|
|
def FeatureHasRetAddrStack : SubtargetFeature<"ret-addr-stack",
|
|
|
|
|
"HasRetAddrStack", "true",
|
|
|
|
|
"Has return address stack">;
|
2012-02-28 19:51:51 +01:00
|
|
|
|
2017-06-28 16:11:15 +02:00
|
|
|
// Some processors have no branch predictor, which changes the expected cost of
|
|
|
|
|
// taking a branch which affects the choice of whether to use predicated
|
|
|
|
|
// instructions.
|
|
|
|
|
def FeatureHasNoBranchPredictor : SubtargetFeature<"no-branch-predictor",
|
|
|
|
|
"HasBranchPredictor", "false",
|
|
|
|
|
"Has no branch predictor">;
|
|
|
|
|
|
2015-10-23 19:19:19 +02:00
|
|
|
/// DSP extension.
|
2017-07-13 12:24:30 +02:00
|
|
|
def FeatureDSP : SubtargetFeature<"dsp", "HasDSP", "true",
|
|
|
|
|
"Supports DSP instructions in "
|
|
|
|
|
"ARM and/or Thumb2">;
|
2011-07-01 23:12:19 +02:00
|
|
|
|
2010-11-03 07:34:55 +01:00
|
|
|
// Multiprocessing extension.
|
2017-07-13 12:24:30 +02:00
|
|
|
def FeatureMP : SubtargetFeature<"mp", "HasMPExtension", "true",
|
|
|
|
|
"Supports Multiprocessing extension">;
|
2010-08-11 08:51:54 +02:00
|
|
|
|
2013-11-01 14:27:35 +01:00
|
|
|
// Virtualization extension - requires HW divide (ARMv7-AR ARMARM - 4.4.8).
|
|
|
|
|
def FeatureVirtualization : SubtargetFeature<"virtualization",
|
2017-07-13 12:24:30 +02:00
|
|
|
"HasVirtualization", "true",
|
|
|
|
|
"Supports Virtualization extension",
|
|
|
|
|
[FeatureHWDivThumb, FeatureHWDivARM]>;
|
2013-11-01 14:27:35 +01:00
|
|
|
|
2017-07-13 12:24:30 +02:00
|
|
|
// Special TRAP encoding for NaCl, which looks like a TRAP in Thumb too.
|
|
|
|
|
// See ARMInstrInfo.td for details.
|
|
|
|
|
def FeatureNaClTrap : SubtargetFeature<"nacl-trap", "UseNaClTrap", "true",
|
|
|
|
|
"NaCl trap">;
|
2011-09-28 16:21:38 +02:00
|
|
|
|
2017-07-13 12:24:30 +02:00
|
|
|
def FeatureStrictAlign : SubtargetFeature<"strict-align",
|
|
|
|
|
"StrictAlign", "true",
|
|
|
|
|
"Disallow all unaligned memory "
|
|
|
|
|
"access">;
|
|
|
|
|
|
|
|
|
|
def FeatureLongCalls : SubtargetFeature<"long-calls", "GenLongCalls", "true",
|
|
|
|
|
"Generate calls via indirect call "
|
|
|
|
|
"instructions">;
|
|
|
|
|
|
|
|
|
|
def FeatureExecuteOnly : SubtargetFeature<"execute-only",
|
|
|
|
|
"GenExecuteOnly", "true",
|
|
|
|
|
"Enable the generation of "
|
|
|
|
|
"execute only code.">;
|
|
|
|
|
|
|
|
|
|
def FeatureReserveR9 : SubtargetFeature<"reserve-r9", "ReserveR9", "true",
|
|
|
|
|
"Reserve R9, making it unavailable"
|
|
|
|
|
" as GPR">;
|
|
|
|
|
|
|
|
|
|
def FeatureNoMovt : SubtargetFeature<"no-movt", "NoMovt", "true",
|
|
|
|
|
"Don't use movt/movw pairs for "
|
|
|
|
|
"32-bit imms">;
|
|
|
|
|
|
|
|
|
|
def FeatureNoNegativeImmediates
|
|
|
|
|
: SubtargetFeature<"no-neg-immediates",
|
|
|
|
|
"NegativeImmediates", "false",
|
|
|
|
|
"Convert immediates and instructions "
|
|
|
|
|
"to their negated or complemented "
|
|
|
|
|
"equivalent when the immediate does "
|
|
|
|
|
"not fit in the encoding.">;
|
|
|
|
|
|
2017-07-27 21:56:44 +02:00
|
|
|
// Use the MachineScheduler for instruction scheduling for the subtarget.
|
|
|
|
|
def FeatureUseMISched: SubtargetFeature<"use-misched", "UseMISched", "true",
|
|
|
|
|
"Use the MachineScheduler">;
|
2017-07-13 12:24:30 +02:00
|
|
|
|
2017-08-31 10:57:51 +02:00
|
|
|
def FeatureNoPostRASched : SubtargetFeature<"disable-postra-scheduler",
|
|
|
|
|
"DisablePostRAScheduler", "true",
|
|
|
|
|
"Don't schedule again after register allocation">;
|
2017-08-18 16:27:51 +02:00
|
|
|
|
2017-07-13 12:24:30 +02:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
// ARM architecture class
|
|
|
|
|
//
|
2013-09-23 16:26:15 +02:00
|
|
|
|
|
|
|
|
// A-series ISA
|
|
|
|
|
def FeatureAClass : SubtargetFeature<"aclass", "ARMProcClass", "AClass",
|
|
|
|
|
"Is application profile ('A' series)">;
|
|
|
|
|
|
2017-07-13 12:24:30 +02:00
|
|
|
// R-series ISA
|
|
|
|
|
def FeatureRClass : SubtargetFeature<"rclass", "ARMProcClass", "RClass",
|
|
|
|
|
"Is realtime profile ('R' series)">;
|
2015-07-29 00:44:28 +02:00
|
|
|
|
2017-07-13 12:24:30 +02:00
|
|
|
// M-series ISA
|
|
|
|
|
def FeatureMClass : SubtargetFeature<"mclass", "ARMProcClass", "MClass",
|
|
|
|
|
"Is microcontroller profile ('M' series)">;
|
2015-07-07 08:54:42 +02:00
|
|
|
|
2017-07-01 04:55:22 +02:00
|
|
|
|
2017-07-13 12:24:30 +02:00
|
|
|
def FeatureThumb2 : SubtargetFeature<"thumb2", "HasThumb2", "true",
|
|
|
|
|
"Enable Thumb2 instructions">;
|
2015-07-21 03:42:02 +02:00
|
|
|
|
2017-07-13 12:24:30 +02:00
|
|
|
def FeatureNoARM : SubtargetFeature<"noarm", "NoARM", "true",
|
[ARM] Remove FeatureNoARM implies ModeThumb.
Summary:
By removing FeatureNoARM implies ModeThumb, we can detect cases where a
function's target-features contain -thumb-mode (enables ARM codegen for the
function), but the architecture does not support ARM mode. Previously, the
implication caused the FeatureNoARM bit to be cleared for functions with
-thumb-mode, making the assertion in ARMSubtarget::ARMSubtarget [1]
pointless for such functions.
This assertion is the only guard against generating ARM code for
architectures without ARM codegen support. Is there a place where we
could easily generate error messages for the user? At the moment, we
would generate ARM code for Thumb-only architectures. X86 has the same
behavior as ARM, as in it only has an assertion and no error message,
but I think for ARM an error message would be helpful. What do you
think?
For the example below, `llc -mtriple=armv7m-eabi test.ll -o -` will
generate ARM assembler (or fail with an assertion error with this patch).
Note that if we run the resulting assembler through llvm-mc, we get
an appropriate error message, but not when codegen is handled
through clang.
```
define void @bar() #0 {
entry:
ret void
}
attributes #0 = { "target-features"="-thumb-mode" }
```
[1] https://github.com/llvm-mirror/llvm/blob/c1f7b54cef62e9c8aa745d40bea146a167bf844e/lib/Target/ARM/ARMSubtarget.cpp#L147
Reviewers: t.p.northover, rengolin, peter.smith, aadg, silviu.baranga, richard.barton.arm, echristo
Reviewed By: rengolin, echristo
Subscribers: efriedma, aemerson, javed.absar, kristof.beyls, llvm-commits
Differential Revision: https://reviews.llvm.org/D35569
llvm-svn: 310476
2017-08-09 15:53:28 +02:00
|
|
|
"Does not support ARM mode execution">;
|
2015-11-16 12:10:19 +01:00
|
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
// ARM ISAa.
|
|
|
|
|
//
|
|
|
|
|
|
2011-07-07 05:55:05 +02:00
|
|
|
def HasV4TOps : SubtargetFeature<"v4t", "HasV4TOps", "true",
|
2011-07-07 10:26:46 +02:00
|
|
|
"Support ARM v4T instructions">;
|
2017-07-13 12:24:30 +02:00
|
|
|
|
2011-07-07 05:55:05 +02:00
|
|
|
def HasV5TOps : SubtargetFeature<"v5t", "HasV5TOps", "true",
|
2011-07-07 10:26:46 +02:00
|
|
|
"Support ARM v5T instructions",
|
2011-07-07 05:55:05 +02:00
|
|
|
[HasV4TOps]>;
|
2017-07-13 12:24:30 +02:00
|
|
|
|
2011-07-07 05:55:05 +02:00
|
|
|
def HasV5TEOps : SubtargetFeature<"v5te", "HasV5TEOps", "true",
|
2017-07-13 12:24:30 +02:00
|
|
|
"Support ARM v5TE, v5TEj, and "
|
|
|
|
|
"v5TExp instructions",
|
2011-07-07 05:55:05 +02:00
|
|
|
[HasV5TOps]>;
|
2017-07-13 12:24:30 +02:00
|
|
|
|
2011-07-07 05:55:05 +02:00
|
|
|
def HasV6Ops : SubtargetFeature<"v6", "HasV6Ops", "true",
|
2011-07-07 10:26:46 +02:00
|
|
|
"Support ARM v6 instructions",
|
2011-07-07 05:55:05 +02:00
|
|
|
[HasV5TEOps]>;
|
2017-07-13 12:24:30 +02:00
|
|
|
|
2013-10-07 13:10:47 +02:00
|
|
|
def HasV6MOps : SubtargetFeature<"v6m", "HasV6MOps", "true",
|
|
|
|
|
"Support ARM v6M instructions",
|
|
|
|
|
[HasV6Ops]>;
|
2017-07-13 12:24:30 +02:00
|
|
|
|
2016-01-15 11:24:39 +01:00
|
|
|
def HasV8MBaselineOps : SubtargetFeature<"v8m", "HasV8MBaselineOps", "true",
|
|
|
|
|
"Support ARM v8M Baseline instructions",
|
|
|
|
|
[HasV6MOps]>;
|
2017-07-13 12:24:30 +02:00
|
|
|
|
2015-03-17 12:55:28 +01:00
|
|
|
def HasV6KOps : SubtargetFeature<"v6k", "HasV6KOps", "true",
|
|
|
|
|
"Support ARM v6k instructions",
|
|
|
|
|
[HasV6Ops]>;
|
2017-07-13 12:24:30 +02:00
|
|
|
|
2011-07-07 05:55:05 +02:00
|
|
|
def HasV6T2Ops : SubtargetFeature<"v6t2", "HasV6T2Ops", "true",
|
2011-07-07 10:26:46 +02:00
|
|
|
"Support ARM v6t2 instructions",
|
2016-01-15 11:24:39 +01:00
|
|
|
[HasV8MBaselineOps, HasV6KOps, FeatureThumb2]>;
|
2017-07-13 12:24:30 +02:00
|
|
|
|
2011-07-07 05:55:05 +02:00
|
|
|
def HasV7Ops : SubtargetFeature<"v7", "HasV7Ops", "true",
|
2011-07-07 10:26:46 +02:00
|
|
|
"Support ARM v7 instructions",
|
2016-01-15 11:23:46 +01:00
|
|
|
[HasV6T2Ops, FeaturePerfMon,
|
|
|
|
|
FeatureV7Clrex]>;
|
2017-07-13 12:24:30 +02:00
|
|
|
|
|
|
|
|
def HasV8MMainlineOps :
|
|
|
|
|
SubtargetFeature<"v8m.main", "HasV8MMainlineOps", "true",
|
|
|
|
|
"Support ARM v8M Mainline instructions",
|
|
|
|
|
[HasV7Ops]>;
|
|
|
|
|
|
2013-06-26 18:58:26 +02:00
|
|
|
def HasV8Ops : SubtargetFeature<"v8", "HasV8Ops", "true",
|
|
|
|
|
"Support ARM v8 instructions",
|
2017-02-17 16:42:44 +01:00
|
|
|
[HasV7Ops, FeatureAcquireRelease]>;
|
2017-07-13 12:24:30 +02:00
|
|
|
|
2015-04-01 16:54:56 +02:00
|
|
|
def HasV8_1aOps : SubtargetFeature<"v8.1a", "HasV8_1aOps", "true",
|
2015-03-26 18:05:54 +01:00
|
|
|
"Support ARM v8.1a instructions",
|
2015-11-16 12:10:19 +01:00
|
|
|
[HasV8Ops]>;
|
2017-07-13 12:24:30 +02:00
|
|
|
|
|
|
|
|
def HasV8_2aOps : SubtargetFeature<"v8.2a", "HasV8_2aOps", "true",
|
2015-12-01 11:23:06 +01:00
|
|
|
"Support ARM v8.2a instructions",
|
|
|
|
|
[HasV8_1aOps]>;
|
2015-11-16 12:10:19 +01:00
|
|
|
|
2017-08-10 11:41:00 +02:00
|
|
|
def HasV8_3aOps : SubtargetFeature<"v8.3a", "HasV8_3aOps", "true",
|
|
|
|
|
"Support ARM v8.3a instructions",
|
|
|
|
|
[HasV8_2aOps]>;
|
2010-08-11 08:51:54 +02:00
|
|
|
|
2007-01-19 08:51:42 +01:00
|
|
|
//===----------------------------------------------------------------------===//
|
2015-11-16 12:10:19 +01:00
|
|
|
// ARM Processor subtarget features.
|
2007-01-19 08:51:42 +01:00
|
|
|
//
|
|
|
|
|
|
2012-11-29 20:48:01 +01:00
|
|
|
def ProcA5 : SubtargetFeature<"a5", "ARMProcFamily", "CortexA5",
|
2015-11-16 12:10:19 +01:00
|
|
|
"Cortex-A5 ARM processors", []>;
|
2013-11-21 15:03:21 +01:00
|
|
|
def ProcA7 : SubtargetFeature<"a7", "ARMProcFamily", "CortexA7",
|
2015-11-16 12:10:19 +01:00
|
|
|
"Cortex-A7 ARM processors", []>;
|
2010-09-10 03:29:16 +02:00
|
|
|
def ProcA8 : SubtargetFeature<"a8", "ARMProcFamily", "CortexA8",
|
2015-11-16 12:10:19 +01:00
|
|
|
"Cortex-A8 ARM processors", []>;
|
2010-09-10 03:29:16 +02:00
|
|
|
def ProcA9 : SubtargetFeature<"a9", "ARMProcFamily", "CortexA9",
|
2015-11-16 12:10:19 +01:00
|
|
|
"Cortex-A9 ARM processors", []>;
|
2013-11-22 12:53:16 +01:00
|
|
|
def ProcA12 : SubtargetFeature<"a12", "ARMProcFamily", "CortexA12",
|
2015-11-16 12:10:19 +01:00
|
|
|
"Cortex-A12 ARM processors", []>;
|
|
|
|
|
def ProcA15 : SubtargetFeature<"a15", "ARMProcFamily", "CortexA15",
|
|
|
|
|
"Cortex-A15 ARM processors", []>;
|
2014-10-13 12:22:19 +02:00
|
|
|
def ProcA17 : SubtargetFeature<"a17", "ARMProcFamily", "CortexA17",
|
2015-11-16 12:10:19 +01:00
|
|
|
"Cortex-A17 ARM processors", []>;
|
2016-03-21 18:29:01 +01:00
|
|
|
def ProcA32 : SubtargetFeature<"a32", "ARMProcFamily", "CortexA32",
|
|
|
|
|
"Cortex-A32 ARM processors", []>;
|
2015-12-02 12:53:44 +01:00
|
|
|
def ProcA35 : SubtargetFeature<"a35", "ARMProcFamily", "CortexA35",
|
|
|
|
|
"Cortex-A35 ARM processors", []>;
|
2013-10-14 15:16:57 +02:00
|
|
|
def ProcA53 : SubtargetFeature<"a53", "ARMProcFamily", "CortexA53",
|
2015-11-16 12:10:19 +01:00
|
|
|
"Cortex-A53 ARM processors", []>;
|
2017-08-21 10:43:06 +02:00
|
|
|
def ProcA55 : SubtargetFeature<"a55", "ARMProcFamily", "CortexA55",
|
|
|
|
|
"Cortex-A55 ARM processors", []>;
|
2013-10-14 15:17:07 +02:00
|
|
|
def ProcA57 : SubtargetFeature<"a57", "ARMProcFamily", "CortexA57",
|
2015-11-16 12:10:19 +01:00
|
|
|
"Cortex-A57 ARM processors", []>;
|
|
|
|
|
def ProcA72 : SubtargetFeature<"a72", "ARMProcFamily", "CortexA72",
|
|
|
|
|
"Cortex-A72 ARM processors", []>;
|
2016-06-02 12:48:52 +02:00
|
|
|
def ProcA73 : SubtargetFeature<"a73", "ARMProcFamily", "CortexA73",
|
|
|
|
|
"Cortex-A73 ARM processors", []>;
|
2017-08-21 10:43:06 +02:00
|
|
|
def ProcA75 : SubtargetFeature<"a75", "ARMProcFamily", "CortexA75",
|
|
|
|
|
"Cortex-A75 ARM processors", []>;
|
2015-11-16 12:10:19 +01:00
|
|
|
|
|
|
|
|
def ProcKrait : SubtargetFeature<"krait", "ARMProcFamily", "Krait",
|
2017-04-07 00:47:47 +02:00
|
|
|
"Qualcomm Krait processors", []>;
|
|
|
|
|
def ProcKryo : SubtargetFeature<"kryo", "ARMProcFamily", "Kryo",
|
|
|
|
|
"Qualcomm Kryo processors", []>;
|
2015-11-16 12:10:19 +01:00
|
|
|
def ProcSwift : SubtargetFeature<"swift", "ARMProcFamily", "Swift",
|
|
|
|
|
"Swift ARM processors", []>;
|
2013-10-14 15:17:07 +02:00
|
|
|
|
2016-01-05 13:51:59 +01:00
|
|
|
def ProcExynosM1 : SubtargetFeature<"exynosm1", "ARMProcFamily", "ExynosM1",
|
2017-07-26 23:28:20 +02:00
|
|
|
"Samsung Exynos-Mx processors", []>;
|
2015-04-09 16:07:28 +02:00
|
|
|
|
2015-11-16 12:10:19 +01:00
|
|
|
def ProcR4 : SubtargetFeature<"r4", "ARMProcFamily", "CortexR4",
|
2016-01-15 11:23:46 +01:00
|
|
|
"Cortex-R4 ARM processors", []>;
|
2012-12-21 05:35:05 +01:00
|
|
|
def ProcR5 : SubtargetFeature<"r5", "ARMProcFamily", "CortexR5",
|
2015-11-16 12:10:19 +01:00
|
|
|
"Cortex-R5 ARM processors", []>;
|
|
|
|
|
def ProcR7 : SubtargetFeature<"r7", "ARMProcFamily", "CortexR7",
|
|
|
|
|
"Cortex-R7 ARM processors", []>;
|
2016-10-07 14:06:40 +02:00
|
|
|
def ProcR52 : SubtargetFeature<"r52", "ARMProcFamily", "CortexR52",
|
|
|
|
|
"Cortex-R52 ARM processors", []>;
|
2013-12-06 23:48:17 +01:00
|
|
|
|
2016-03-23 17:18:13 +01:00
|
|
|
def ProcM3 : SubtargetFeature<"m3", "ARMProcFamily", "CortexM3",
|
|
|
|
|
"Cortex-M3 ARM processors", []>;
|
2014-01-02 14:40:08 +01:00
|
|
|
|
2017-07-13 12:24:30 +02:00
|
|
|
|
2015-11-16 12:10:19 +01:00
|
|
|
//===----------------------------------------------------------------------===//
|
2017-07-13 12:24:30 +02:00
|
|
|
// ARM Helper classes.
|
2015-11-16 12:10:19 +01:00
|
|
|
//
|
|
|
|
|
|
2017-07-13 12:24:30 +02:00
|
|
|
class Architecture<string fname, string aname, list<SubtargetFeature> features>
|
|
|
|
|
: SubtargetFeature<fname, "ARMArch", aname,
|
|
|
|
|
!strconcat(aname, " architecture"), features>;
|
|
|
|
|
|
|
|
|
|
class ProcNoItin<string Name, list<SubtargetFeature> Features>
|
|
|
|
|
: Processor<Name, NoItineraries, Features>;
|
2015-11-16 12:10:19 +01:00
|
|
|
|
|
|
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
// ARM architectures
|
|
|
|
|
//
|
|
|
|
|
|
|
|
|
|
def ARMv2 : Architecture<"armv2", "ARMv2", []>;
|
|
|
|
|
|
|
|
|
|
def ARMv2a : Architecture<"armv2a", "ARMv2a", []>;
|
|
|
|
|
|
|
|
|
|
def ARMv3 : Architecture<"armv3", "ARMv3", []>;
|
|
|
|
|
|
|
|
|
|
def ARMv3m : Architecture<"armv3m", "ARMv3m", []>;
|
|
|
|
|
|
|
|
|
|
def ARMv4 : Architecture<"armv4", "ARMv4", []>;
|
|
|
|
|
|
|
|
|
|
def ARMv4t : Architecture<"armv4t", "ARMv4t", [HasV4TOps]>;
|
|
|
|
|
|
|
|
|
|
def ARMv5t : Architecture<"armv5t", "ARMv5t", [HasV5TOps]>;
|
|
|
|
|
|
|
|
|
|
def ARMv5te : Architecture<"armv5te", "ARMv5te", [HasV5TEOps]>;
|
|
|
|
|
|
|
|
|
|
def ARMv5tej : Architecture<"armv5tej", "ARMv5tej", [HasV5TEOps]>;
|
|
|
|
|
|
2018-01-12 10:21:09 +01:00
|
|
|
def ARMv6 : Architecture<"armv6", "ARMv6", [HasV6Ops,
|
|
|
|
|
FeatureDSP]>;
|
2007-01-19 08:51:42 +01:00
|
|
|
|
2015-11-16 12:10:19 +01:00
|
|
|
def ARMv6t2 : Architecture<"armv6t2", "ARMv6t2", [HasV6T2Ops,
|
2017-02-17 16:42:44 +01:00
|
|
|
FeatureDSP]>;
|
2015-11-16 12:10:19 +01:00
|
|
|
|
|
|
|
|
def ARMv6k : Architecture<"armv6k", "ARMv6k", [HasV6KOps]>;
|
|
|
|
|
|
2015-11-16 15:05:32 +01:00
|
|
|
def ARMv6kz : Architecture<"armv6kz", "ARMv6kz", [HasV6KOps,
|
2015-10-29 14:56:19 +01:00
|
|
|
FeatureTrustZone]>;
|
2015-11-16 12:10:19 +01:00
|
|
|
|
|
|
|
|
def ARMv6m : Architecture<"armv6-m", "ARMv6m", [HasV6MOps,
|
|
|
|
|
FeatureNoARM,
|
[ARM] Remove FeatureNoARM implies ModeThumb.
Summary:
By removing FeatureNoARM implies ModeThumb, we can detect cases where a
function's target-features contain -thumb-mode (enables ARM codegen for the
function), but the architecture does not support ARM mode. Previously, the
implication caused the FeatureNoARM bit to be cleared for functions with
-thumb-mode, making the assertion in ARMSubtarget::ARMSubtarget [1]
pointless for such functions.
This assertion is the only guard against generating ARM code for
architectures without ARM codegen support. Is there a place where we
could easily generate error messages for the user? At the moment, we
would generate ARM code for Thumb-only architectures. X86 has the same
behavior as ARM, as in it only has an assertion and no error message,
but I think for ARM an error message would be helpful. What do you
think?
For the example below, `llc -mtriple=armv7m-eabi test.ll -o -` will
generate ARM assembler (or fail with an assertion error with this patch).
Note that if we run the resulting assembler through llvm-mc, we get
an appropriate error message, but not when codegen is handled
through clang.
```
define void @bar() #0 {
entry:
ret void
}
attributes #0 = { "target-features"="-thumb-mode" }
```
[1] https://github.com/llvm-mirror/llvm/blob/c1f7b54cef62e9c8aa745d40bea146a167bf844e/lib/Target/ARM/ARMSubtarget.cpp#L147
Reviewers: t.p.northover, rengolin, peter.smith, aadg, silviu.baranga, richard.barton.arm, echristo
Reviewed By: rengolin, echristo
Subscribers: efriedma, aemerson, javed.absar, kristof.beyls, llvm-commits
Differential Revision: https://reviews.llvm.org/D35569
llvm-svn: 310476
2017-08-09 15:53:28 +02:00
|
|
|
ModeThumb,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureDB,
|
|
|
|
|
FeatureMClass]>;
|
|
|
|
|
|
|
|
|
|
def ARMv6sm : Architecture<"armv6s-m", "ARMv6sm", [HasV6MOps,
|
|
|
|
|
FeatureNoARM,
|
[ARM] Remove FeatureNoARM implies ModeThumb.
Summary:
By removing FeatureNoARM implies ModeThumb, we can detect cases where a
function's target-features contain -thumb-mode (enables ARM codegen for the
function), but the architecture does not support ARM mode. Previously, the
implication caused the FeatureNoARM bit to be cleared for functions with
-thumb-mode, making the assertion in ARMSubtarget::ARMSubtarget [1]
pointless for such functions.
This assertion is the only guard against generating ARM code for
architectures without ARM codegen support. Is there a place where we
could easily generate error messages for the user? At the moment, we
would generate ARM code for Thumb-only architectures. X86 has the same
behavior as ARM, as in it only has an assertion and no error message,
but I think for ARM an error message would be helpful. What do you
think?
For the example below, `llc -mtriple=armv7m-eabi test.ll -o -` will
generate ARM assembler (or fail with an assertion error with this patch).
Note that if we run the resulting assembler through llvm-mc, we get
an appropriate error message, but not when codegen is handled
through clang.
```
define void @bar() #0 {
entry:
ret void
}
attributes #0 = { "target-features"="-thumb-mode" }
```
[1] https://github.com/llvm-mirror/llvm/blob/c1f7b54cef62e9c8aa745d40bea146a167bf844e/lib/Target/ARM/ARMSubtarget.cpp#L147
Reviewers: t.p.northover, rengolin, peter.smith, aadg, silviu.baranga, richard.barton.arm, echristo
Reviewed By: rengolin, echristo
Subscribers: efriedma, aemerson, javed.absar, kristof.beyls, llvm-commits
Differential Revision: https://reviews.llvm.org/D35569
llvm-svn: 310476
2017-08-09 15:53:28 +02:00
|
|
|
ModeThumb,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureDB,
|
|
|
|
|
FeatureMClass]>;
|
|
|
|
|
|
|
|
|
|
def ARMv7a : Architecture<"armv7-a", "ARMv7a", [HasV7Ops,
|
|
|
|
|
FeatureNEON,
|
|
|
|
|
FeatureDB,
|
|
|
|
|
FeatureDSP,
|
2017-02-17 16:42:44 +01:00
|
|
|
FeatureAClass]>;
|
2015-11-16 12:10:19 +01:00
|
|
|
|
2017-02-10 00:29:14 +01:00
|
|
|
def ARMv7ve : Architecture<"armv7ve", "ARMv7ve", [HasV7Ops,
|
|
|
|
|
FeatureNEON,
|
|
|
|
|
FeatureDB,
|
|
|
|
|
FeatureDSP,
|
|
|
|
|
FeatureTrustZone,
|
|
|
|
|
FeatureMP,
|
|
|
|
|
FeatureVirtualization,
|
2017-02-17 16:42:44 +01:00
|
|
|
FeatureAClass]>;
|
2017-02-10 00:29:14 +01:00
|
|
|
|
2015-11-16 12:10:19 +01:00
|
|
|
def ARMv7r : Architecture<"armv7-r", "ARMv7r", [HasV7Ops,
|
|
|
|
|
FeatureDB,
|
|
|
|
|
FeatureDSP,
|
2017-04-20 11:38:25 +02:00
|
|
|
FeatureHWDivThumb,
|
2017-02-17 16:42:44 +01:00
|
|
|
FeatureRClass]>;
|
2015-11-16 12:10:19 +01:00
|
|
|
|
|
|
|
|
def ARMv7m : Architecture<"armv7-m", "ARMv7m", [HasV7Ops,
|
|
|
|
|
FeatureThumb2,
|
|
|
|
|
FeatureNoARM,
|
[ARM] Remove FeatureNoARM implies ModeThumb.
Summary:
By removing FeatureNoARM implies ModeThumb, we can detect cases where a
function's target-features contain -thumb-mode (enables ARM codegen for the
function), but the architecture does not support ARM mode. Previously, the
implication caused the FeatureNoARM bit to be cleared for functions with
-thumb-mode, making the assertion in ARMSubtarget::ARMSubtarget [1]
pointless for such functions.
This assertion is the only guard against generating ARM code for
architectures without ARM codegen support. Is there a place where we
could easily generate error messages for the user? At the moment, we
would generate ARM code for Thumb-only architectures. X86 has the same
behavior as ARM, as in it only has an assertion and no error message,
but I think for ARM an error message would be helpful. What do you
think?
For the example below, `llc -mtriple=armv7m-eabi test.ll -o -` will
generate ARM assembler (or fail with an assertion error with this patch).
Note that if we run the resulting assembler through llvm-mc, we get
an appropriate error message, but not when codegen is handled
through clang.
```
define void @bar() #0 {
entry:
ret void
}
attributes #0 = { "target-features"="-thumb-mode" }
```
[1] https://github.com/llvm-mirror/llvm/blob/c1f7b54cef62e9c8aa745d40bea146a167bf844e/lib/Target/ARM/ARMSubtarget.cpp#L147
Reviewers: t.p.northover, rengolin, peter.smith, aadg, silviu.baranga, richard.barton.arm, echristo
Reviewed By: rengolin, echristo
Subscribers: efriedma, aemerson, javed.absar, kristof.beyls, llvm-commits
Differential Revision: https://reviews.llvm.org/D35569
llvm-svn: 310476
2017-08-09 15:53:28 +02:00
|
|
|
ModeThumb,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureDB,
|
2017-04-20 11:38:25 +02:00
|
|
|
FeatureHWDivThumb,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureMClass]>;
|
|
|
|
|
|
|
|
|
|
def ARMv7em : Architecture<"armv7e-m", "ARMv7em", [HasV7Ops,
|
|
|
|
|
FeatureThumb2,
|
|
|
|
|
FeatureNoARM,
|
[ARM] Remove FeatureNoARM implies ModeThumb.
Summary:
By removing FeatureNoARM implies ModeThumb, we can detect cases where a
function's target-features contain -thumb-mode (enables ARM codegen for the
function), but the architecture does not support ARM mode. Previously, the
implication caused the FeatureNoARM bit to be cleared for functions with
-thumb-mode, making the assertion in ARMSubtarget::ARMSubtarget [1]
pointless for such functions.
This assertion is the only guard against generating ARM code for
architectures without ARM codegen support. Is there a place where we
could easily generate error messages for the user? At the moment, we
would generate ARM code for Thumb-only architectures. X86 has the same
behavior as ARM, as in it only has an assertion and no error message,
but I think for ARM an error message would be helpful. What do you
think?
For the example below, `llc -mtriple=armv7m-eabi test.ll -o -` will
generate ARM assembler (or fail with an assertion error with this patch).
Note that if we run the resulting assembler through llvm-mc, we get
an appropriate error message, but not when codegen is handled
through clang.
```
define void @bar() #0 {
entry:
ret void
}
attributes #0 = { "target-features"="-thumb-mode" }
```
[1] https://github.com/llvm-mirror/llvm/blob/c1f7b54cef62e9c8aa745d40bea146a167bf844e/lib/Target/ARM/ARMSubtarget.cpp#L147
Reviewers: t.p.northover, rengolin, peter.smith, aadg, silviu.baranga, richard.barton.arm, echristo
Reviewed By: rengolin, echristo
Subscribers: efriedma, aemerson, javed.absar, kristof.beyls, llvm-commits
Differential Revision: https://reviews.llvm.org/D35569
llvm-svn: 310476
2017-08-09 15:53:28 +02:00
|
|
|
ModeThumb,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureDB,
|
2017-04-20 11:38:25 +02:00
|
|
|
FeatureHWDivThumb,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureMClass,
|
2017-02-17 16:42:44 +01:00
|
|
|
FeatureDSP]>;
|
2015-11-16 12:10:19 +01:00
|
|
|
|
|
|
|
|
def ARMv8a : Architecture<"armv8-a", "ARMv8a", [HasV8Ops,
|
|
|
|
|
FeatureAClass,
|
|
|
|
|
FeatureDB,
|
|
|
|
|
FeatureFPARMv8,
|
|
|
|
|
FeatureNEON,
|
|
|
|
|
FeatureDSP,
|
2015-10-29 14:56:19 +01:00
|
|
|
FeatureTrustZone,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureMP,
|
|
|
|
|
FeatureVirtualization,
|
|
|
|
|
FeatureCrypto,
|
|
|
|
|
FeatureCRC]>;
|
|
|
|
|
|
|
|
|
|
def ARMv81a : Architecture<"armv8.1-a", "ARMv81a", [HasV8_1aOps,
|
|
|
|
|
FeatureAClass,
|
|
|
|
|
FeatureDB,
|
|
|
|
|
FeatureFPARMv8,
|
|
|
|
|
FeatureNEON,
|
|
|
|
|
FeatureDSP,
|
|
|
|
|
FeatureTrustZone,
|
|
|
|
|
FeatureMP,
|
|
|
|
|
FeatureVirtualization,
|
|
|
|
|
FeatureCrypto,
|
|
|
|
|
FeatureCRC]>;
|
|
|
|
|
|
2015-12-01 11:33:56 +01:00
|
|
|
def ARMv82a : Architecture<"armv8.2-a", "ARMv82a", [HasV8_2aOps,
|
|
|
|
|
FeatureAClass,
|
|
|
|
|
FeatureDB,
|
|
|
|
|
FeatureFPARMv8,
|
|
|
|
|
FeatureNEON,
|
|
|
|
|
FeatureDSP,
|
|
|
|
|
FeatureTrustZone,
|
|
|
|
|
FeatureMP,
|
|
|
|
|
FeatureVirtualization,
|
|
|
|
|
FeatureCrypto,
|
2017-08-10 11:41:00 +02:00
|
|
|
FeatureCRC,
|
|
|
|
|
FeatureRAS]>;
|
|
|
|
|
|
|
|
|
|
def ARMv83a : Architecture<"armv8.3-a", "ARMv83a", [HasV8_3aOps,
|
|
|
|
|
FeatureAClass,
|
|
|
|
|
FeatureDB,
|
|
|
|
|
FeatureFPARMv8,
|
|
|
|
|
FeatureNEON,
|
|
|
|
|
FeatureDSP,
|
|
|
|
|
FeatureTrustZone,
|
|
|
|
|
FeatureMP,
|
|
|
|
|
FeatureVirtualization,
|
|
|
|
|
FeatureCrypto,
|
2016-06-03 16:03:27 +02:00
|
|
|
FeatureCRC,
|
|
|
|
|
FeatureRAS]>;
|
2015-12-01 11:33:56 +01:00
|
|
|
|
2016-10-07 14:06:40 +02:00
|
|
|
def ARMv8r : Architecture<"armv8-r", "ARMv8r", [HasV8Ops,
|
|
|
|
|
FeatureRClass,
|
|
|
|
|
FeatureDB,
|
2017-12-21 12:17:49 +01:00
|
|
|
FeatureDFB,
|
2016-10-07 14:06:40 +02:00
|
|
|
FeatureDSP,
|
|
|
|
|
FeatureCRC,
|
|
|
|
|
FeatureMP,
|
|
|
|
|
FeatureVirtualization,
|
|
|
|
|
FeatureFPARMv8,
|
|
|
|
|
FeatureNEON]>;
|
|
|
|
|
|
2016-01-15 11:24:39 +01:00
|
|
|
def ARMv8mBaseline : Architecture<"armv8-m.base", "ARMv8mBaseline",
|
|
|
|
|
[HasV8MBaselineOps,
|
|
|
|
|
FeatureNoARM,
|
[ARM] Remove FeatureNoARM implies ModeThumb.
Summary:
By removing FeatureNoARM implies ModeThumb, we can detect cases where a
function's target-features contain -thumb-mode (enables ARM codegen for the
function), but the architecture does not support ARM mode. Previously, the
implication caused the FeatureNoARM bit to be cleared for functions with
-thumb-mode, making the assertion in ARMSubtarget::ARMSubtarget [1]
pointless for such functions.
This assertion is the only guard against generating ARM code for
architectures without ARM codegen support. Is there a place where we
could easily generate error messages for the user? At the moment, we
would generate ARM code for Thumb-only architectures. X86 has the same
behavior as ARM, as in it only has an assertion and no error message,
but I think for ARM an error message would be helpful. What do you
think?
For the example below, `llc -mtriple=armv7m-eabi test.ll -o -` will
generate ARM assembler (or fail with an assertion error with this patch).
Note that if we run the resulting assembler through llvm-mc, we get
an appropriate error message, but not when codegen is handled
through clang.
```
define void @bar() #0 {
entry:
ret void
}
attributes #0 = { "target-features"="-thumb-mode" }
```
[1] https://github.com/llvm-mirror/llvm/blob/c1f7b54cef62e9c8aa745d40bea146a167bf844e/lib/Target/ARM/ARMSubtarget.cpp#L147
Reviewers: t.p.northover, rengolin, peter.smith, aadg, silviu.baranga, richard.barton.arm, echristo
Reviewed By: rengolin, echristo
Subscribers: efriedma, aemerson, javed.absar, kristof.beyls, llvm-commits
Differential Revision: https://reviews.llvm.org/D35569
llvm-svn: 310476
2017-08-09 15:53:28 +02:00
|
|
|
ModeThumb,
|
2016-01-15 11:24:39 +01:00
|
|
|
FeatureDB,
|
2017-04-20 11:38:25 +02:00
|
|
|
FeatureHWDivThumb,
|
2016-01-15 11:26:51 +01:00
|
|
|
FeatureV7Clrex,
|
2016-01-25 12:24:47 +01:00
|
|
|
Feature8MSecExt,
|
2016-01-15 11:24:39 +01:00
|
|
|
FeatureAcquireRelease,
|
|
|
|
|
FeatureMClass]>;
|
|
|
|
|
|
|
|
|
|
def ARMv8mMainline : Architecture<"armv8-m.main", "ARMv8mMainline",
|
|
|
|
|
[HasV8MMainlineOps,
|
|
|
|
|
FeatureNoARM,
|
[ARM] Remove FeatureNoARM implies ModeThumb.
Summary:
By removing FeatureNoARM implies ModeThumb, we can detect cases where a
function's target-features contain -thumb-mode (enables ARM codegen for the
function), but the architecture does not support ARM mode. Previously, the
implication caused the FeatureNoARM bit to be cleared for functions with
-thumb-mode, making the assertion in ARMSubtarget::ARMSubtarget [1]
pointless for such functions.
This assertion is the only guard against generating ARM code for
architectures without ARM codegen support. Is there a place where we
could easily generate error messages for the user? At the moment, we
would generate ARM code for Thumb-only architectures. X86 has the same
behavior as ARM, as in it only has an assertion and no error message,
but I think for ARM an error message would be helpful. What do you
think?
For the example below, `llc -mtriple=armv7m-eabi test.ll -o -` will
generate ARM assembler (or fail with an assertion error with this patch).
Note that if we run the resulting assembler through llvm-mc, we get
an appropriate error message, but not when codegen is handled
through clang.
```
define void @bar() #0 {
entry:
ret void
}
attributes #0 = { "target-features"="-thumb-mode" }
```
[1] https://github.com/llvm-mirror/llvm/blob/c1f7b54cef62e9c8aa745d40bea146a167bf844e/lib/Target/ARM/ARMSubtarget.cpp#L147
Reviewers: t.p.northover, rengolin, peter.smith, aadg, silviu.baranga, richard.barton.arm, echristo
Reviewed By: rengolin, echristo
Subscribers: efriedma, aemerson, javed.absar, kristof.beyls, llvm-commits
Differential Revision: https://reviews.llvm.org/D35569
llvm-svn: 310476
2017-08-09 15:53:28 +02:00
|
|
|
ModeThumb,
|
2016-01-15 11:24:39 +01:00
|
|
|
FeatureDB,
|
2017-04-20 11:38:25 +02:00
|
|
|
FeatureHWDivThumb,
|
2016-01-25 12:24:47 +01:00
|
|
|
Feature8MSecExt,
|
2016-01-15 11:24:39 +01:00
|
|
|
FeatureAcquireRelease,
|
|
|
|
|
FeatureMClass]>;
|
|
|
|
|
|
2015-11-16 12:10:19 +01:00
|
|
|
// Aliases
|
|
|
|
|
def IWMMXT : Architecture<"iwmmxt", "ARMv5te", [ARMv5te]>;
|
|
|
|
|
def IWMMXT2 : Architecture<"iwmmxt2", "ARMv5te", [ARMv5te]>;
|
|
|
|
|
def XScale : Architecture<"xscale", "ARMv5te", [ARMv5te]>;
|
|
|
|
|
def ARMv6j : Architecture<"armv6j", "ARMv7a", [ARMv6]>;
|
|
|
|
|
def ARMv7k : Architecture<"armv7k", "ARMv7a", [ARMv7a]>;
|
|
|
|
|
def ARMv7s : Architecture<"armv7s", "ARMv7a", [ARMv7a]>;
|
|
|
|
|
|
|
|
|
|
|
2017-07-13 12:24:30 +02:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
// ARM schedules.
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
//
|
|
|
|
|
include "ARMSchedule.td"
|
|
|
|
|
|
2015-11-16 12:10:19 +01:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
// ARM processors
|
|
|
|
|
//
|
|
|
|
|
|
|
|
|
|
// Dummy CPU, used to target architectures
|
2017-06-28 09:07:03 +02:00
|
|
|
def : ProcessorModel<"generic", CortexA8Model, []>;
|
2015-11-16 12:10:19 +01:00
|
|
|
|
2017-07-13 12:24:30 +02:00
|
|
|
// FIXME: Several processors below are not using their own scheduler
|
|
|
|
|
// model, but one of similar/previous processor. These should be fixed.
|
|
|
|
|
|
2015-11-16 12:10:19 +01:00
|
|
|
def : ProcNoItin<"arm8", [ARMv4]>;
|
|
|
|
|
def : ProcNoItin<"arm810", [ARMv4]>;
|
|
|
|
|
def : ProcNoItin<"strongarm", [ARMv4]>;
|
|
|
|
|
def : ProcNoItin<"strongarm110", [ARMv4]>;
|
|
|
|
|
def : ProcNoItin<"strongarm1100", [ARMv4]>;
|
|
|
|
|
def : ProcNoItin<"strongarm1110", [ARMv4]>;
|
|
|
|
|
|
|
|
|
|
def : ProcNoItin<"arm7tdmi", [ARMv4t]>;
|
|
|
|
|
def : ProcNoItin<"arm7tdmi-s", [ARMv4t]>;
|
|
|
|
|
def : ProcNoItin<"arm710t", [ARMv4t]>;
|
|
|
|
|
def : ProcNoItin<"arm720t", [ARMv4t]>;
|
|
|
|
|
def : ProcNoItin<"arm9", [ARMv4t]>;
|
|
|
|
|
def : ProcNoItin<"arm9tdmi", [ARMv4t]>;
|
|
|
|
|
def : ProcNoItin<"arm920", [ARMv4t]>;
|
|
|
|
|
def : ProcNoItin<"arm920t", [ARMv4t]>;
|
|
|
|
|
def : ProcNoItin<"arm922t", [ARMv4t]>;
|
|
|
|
|
def : ProcNoItin<"arm940t", [ARMv4t]>;
|
|
|
|
|
def : ProcNoItin<"ep9312", [ARMv4t]>;
|
|
|
|
|
|
|
|
|
|
def : ProcNoItin<"arm10tdmi", [ARMv5t]>;
|
|
|
|
|
def : ProcNoItin<"arm1020t", [ARMv5t]>;
|
|
|
|
|
|
|
|
|
|
def : ProcNoItin<"arm9e", [ARMv5te]>;
|
|
|
|
|
def : ProcNoItin<"arm926ej-s", [ARMv5te]>;
|
|
|
|
|
def : ProcNoItin<"arm946e-s", [ARMv5te]>;
|
|
|
|
|
def : ProcNoItin<"arm966e-s", [ARMv5te]>;
|
|
|
|
|
def : ProcNoItin<"arm968e-s", [ARMv5te]>;
|
|
|
|
|
def : ProcNoItin<"arm10e", [ARMv5te]>;
|
|
|
|
|
def : ProcNoItin<"arm1020e", [ARMv5te]>;
|
|
|
|
|
def : ProcNoItin<"arm1022e", [ARMv5te]>;
|
|
|
|
|
def : ProcNoItin<"xscale", [ARMv5te]>;
|
|
|
|
|
def : ProcNoItin<"iwmmxt", [ARMv5te]>;
|
|
|
|
|
|
|
|
|
|
def : Processor<"arm1136j-s", ARMV6Itineraries, [ARMv6]>;
|
|
|
|
|
def : Processor<"arm1136jf-s", ARMV6Itineraries, [ARMv6,
|
|
|
|
|
FeatureVFP2,
|
|
|
|
|
FeatureHasSlowFPVMLx]>;
|
|
|
|
|
|
|
|
|
|
def : Processor<"cortex-m0", ARMV6Itineraries, [ARMv6m]>;
|
|
|
|
|
def : Processor<"cortex-m0plus", ARMV6Itineraries, [ARMv6m]>;
|
|
|
|
|
def : Processor<"cortex-m1", ARMV6Itineraries, [ARMv6m]>;
|
|
|
|
|
def : Processor<"sc000", ARMV6Itineraries, [ARMv6m]>;
|
|
|
|
|
|
2017-05-02 21:06:13 +02:00
|
|
|
def : Processor<"arm1176j-s", ARMV6Itineraries, [ARMv6kz]>;
|
2015-11-16 15:05:32 +01:00
|
|
|
def : Processor<"arm1176jz-s", ARMV6Itineraries, [ARMv6kz]>;
|
|
|
|
|
def : Processor<"arm1176jzf-s", ARMV6Itineraries, [ARMv6kz,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureVFP2,
|
|
|
|
|
FeatureHasSlowFPVMLx]>;
|
|
|
|
|
|
|
|
|
|
def : Processor<"mpcorenovfp", ARMV6Itineraries, [ARMv6k]>;
|
|
|
|
|
def : Processor<"mpcore", ARMV6Itineraries, [ARMv6k,
|
|
|
|
|
FeatureVFP2,
|
|
|
|
|
FeatureHasSlowFPVMLx]>;
|
|
|
|
|
|
|
|
|
|
def : Processor<"arm1156t2-s", ARMV6Itineraries, [ARMv6t2]>;
|
|
|
|
|
def : Processor<"arm1156t2f-s", ARMV6Itineraries, [ARMv6t2,
|
|
|
|
|
FeatureVFP2,
|
|
|
|
|
FeatureHasSlowFPVMLx]>;
|
2009-05-30 01:41:08 +02:00
|
|
|
|
2015-11-16 12:10:19 +01:00
|
|
|
def : ProcessorModel<"cortex-a5", CortexA8Model, [ARMv7a, ProcA5,
|
2016-06-03 16:03:27 +02:00
|
|
|
FeatureHasRetAddrStack,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureTrustZone,
|
|
|
|
|
FeatureSlowFPBrcc,
|
|
|
|
|
FeatureHasSlowFPVMLx,
|
|
|
|
|
FeatureVMLxForwarding,
|
|
|
|
|
FeatureMP,
|
|
|
|
|
FeatureVFP4]>;
|
|
|
|
|
|
|
|
|
|
def : ProcessorModel<"cortex-a7", CortexA8Model, [ARMv7a, ProcA7,
|
2016-06-03 16:03:27 +02:00
|
|
|
FeatureHasRetAddrStack,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureTrustZone,
|
|
|
|
|
FeatureSlowFPBrcc,
|
2016-07-07 11:11:39 +02:00
|
|
|
FeatureHasVMLxHazards,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureHasSlowFPVMLx,
|
|
|
|
|
FeatureVMLxForwarding,
|
|
|
|
|
FeatureMP,
|
|
|
|
|
FeatureVFP4,
|
|
|
|
|
FeatureVirtualization]>;
|
|
|
|
|
|
|
|
|
|
def : ProcessorModel<"cortex-a8", CortexA8Model, [ARMv7a, ProcA8,
|
2016-06-03 16:03:27 +02:00
|
|
|
FeatureHasRetAddrStack,
|
2016-06-27 11:08:23 +02:00
|
|
|
FeatureNonpipelinedVFP,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureTrustZone,
|
|
|
|
|
FeatureSlowFPBrcc,
|
2016-07-07 11:11:39 +02:00
|
|
|
FeatureHasVMLxHazards,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureHasSlowFPVMLx,
|
2016-07-19 21:49:13 +02:00
|
|
|
FeatureVMLxForwarding]>;
|
2015-11-16 12:10:19 +01:00
|
|
|
|
|
|
|
|
def : ProcessorModel<"cortex-a9", CortexA9Model, [ARMv7a, ProcA9,
|
2016-06-03 16:03:27 +02:00
|
|
|
FeatureHasRetAddrStack,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureTrustZone,
|
2016-07-07 11:11:39 +02:00
|
|
|
FeatureHasVMLxHazards,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureVMLxForwarding,
|
|
|
|
|
FeatureFP16,
|
|
|
|
|
FeatureAvoidPartialCPSR,
|
2016-07-07 11:11:39 +02:00
|
|
|
FeatureExpandMLx,
|
2016-06-23 09:47:35 +02:00
|
|
|
FeaturePreferVMOVSR,
|
2016-07-06 11:22:23 +02:00
|
|
|
FeatureMuxedUnits,
|
2016-06-23 09:47:35 +02:00
|
|
|
FeatureNEONForFPMovs,
|
2016-06-27 11:08:23 +02:00
|
|
|
FeatureCheckVLDnAlign,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureMP]>;
|
2013-11-22 12:53:16 +01:00
|
|
|
|
2015-11-16 12:10:19 +01:00
|
|
|
def : ProcessorModel<"cortex-a12", CortexA9Model, [ARMv7a, ProcA12,
|
2016-06-03 16:03:27 +02:00
|
|
|
FeatureHasRetAddrStack,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureTrustZone,
|
|
|
|
|
FeatureVMLxForwarding,
|
|
|
|
|
FeatureVFP4,
|
|
|
|
|
FeatureAvoidPartialCPSR,
|
|
|
|
|
FeatureVirtualization,
|
|
|
|
|
FeatureMP]>;
|
|
|
|
|
|
|
|
|
|
def : ProcessorModel<"cortex-a15", CortexA9Model, [ARMv7a, ProcA15,
|
2016-07-06 13:22:11 +02:00
|
|
|
FeatureDontWidenVMOVS,
|
2016-06-03 16:03:27 +02:00
|
|
|
FeatureHasRetAddrStack,
|
2016-07-06 11:22:23 +02:00
|
|
|
FeatureMuxedUnits,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureTrustZone,
|
|
|
|
|
FeatureVFP4,
|
|
|
|
|
FeatureMP,
|
2016-06-27 11:08:23 +02:00
|
|
|
FeatureCheckVLDnAlign,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureAvoidPartialCPSR,
|
|
|
|
|
FeatureVirtualization]>;
|
2013-11-22 12:53:16 +01:00
|
|
|
|
2015-11-16 12:10:19 +01:00
|
|
|
def : ProcessorModel<"cortex-a17", CortexA9Model, [ARMv7a, ProcA17,
|
2016-06-03 16:03:27 +02:00
|
|
|
FeatureHasRetAddrStack,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureTrustZone,
|
|
|
|
|
FeatureMP,
|
|
|
|
|
FeatureVMLxForwarding,
|
|
|
|
|
FeatureVFP4,
|
|
|
|
|
FeatureAvoidPartialCPSR,
|
|
|
|
|
FeatureVirtualization]>;
|
2014-10-13 12:22:19 +02:00
|
|
|
|
2017-07-13 12:24:30 +02:00
|
|
|
// FIXME: krait has currently the same features as A9 plus VFP4 and HWDiv
|
2015-11-16 12:10:19 +01:00
|
|
|
def : ProcessorModel<"krait", CortexA9Model, [ARMv7a, ProcKrait,
|
2016-06-03 16:03:27 +02:00
|
|
|
FeatureHasRetAddrStack,
|
2016-07-06 11:22:23 +02:00
|
|
|
FeatureMuxedUnits,
|
2016-06-27 11:08:23 +02:00
|
|
|
FeatureCheckVLDnAlign,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureVMLxForwarding,
|
|
|
|
|
FeatureFP16,
|
|
|
|
|
FeatureAvoidPartialCPSR,
|
|
|
|
|
FeatureVFP4,
|
2017-04-20 11:38:25 +02:00
|
|
|
FeatureHWDivThumb,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureHWDivARM]>;
|
|
|
|
|
|
|
|
|
|
def : ProcessorModel<"swift", SwiftModel, [ARMv7a, ProcSwift,
|
2016-06-03 16:03:27 +02:00
|
|
|
FeatureHasRetAddrStack,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureNEONForFP,
|
|
|
|
|
FeatureVFP4,
|
|
|
|
|
FeatureMP,
|
2017-04-20 11:38:25 +02:00
|
|
|
FeatureHWDivThumb,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureHWDivARM,
|
|
|
|
|
FeatureAvoidPartialCPSR,
|
|
|
|
|
FeatureAvoidMOVsShOp,
|
2016-06-23 09:47:35 +02:00
|
|
|
FeatureHasSlowFPVMLx,
|
2016-07-07 11:11:39 +02:00
|
|
|
FeatureHasVMLxHazards,
|
2016-06-23 09:47:35 +02:00
|
|
|
FeatureProfUnpredicate,
|
|
|
|
|
FeaturePrefISHSTBarrier,
|
2016-07-06 11:22:23 +02:00
|
|
|
FeatureSlowOddRegister,
|
|
|
|
|
FeatureSlowLoadDSubreg,
|
2016-06-23 09:47:35 +02:00
|
|
|
FeatureSlowVGETLNi32,
|
2017-07-27 21:56:44 +02:00
|
|
|
FeatureSlowVDUP32,
|
2017-08-31 10:57:51 +02:00
|
|
|
FeatureUseMISched,
|
|
|
|
|
FeatureNoPostRASched]>;
|
2014-04-01 15:22:02 +02:00
|
|
|
|
2015-11-16 12:10:19 +01:00
|
|
|
def : ProcessorModel<"cortex-r4", CortexA8Model, [ARMv7r, ProcR4,
|
2016-06-03 16:03:27 +02:00
|
|
|
FeatureHasRetAddrStack,
|
2016-07-19 21:49:13 +02:00
|
|
|
FeatureAvoidPartialCPSR]>;
|
2015-04-09 16:07:28 +02:00
|
|
|
|
2015-11-16 12:10:19 +01:00
|
|
|
def : ProcessorModel<"cortex-r4f", CortexA8Model, [ARMv7r, ProcR4,
|
2016-06-03 16:03:27 +02:00
|
|
|
FeatureHasRetAddrStack,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureSlowFPBrcc,
|
|
|
|
|
FeatureHasSlowFPVMLx,
|
|
|
|
|
FeatureVFP3,
|
|
|
|
|
FeatureD16,
|
2016-07-19 21:49:13 +02:00
|
|
|
FeatureAvoidPartialCPSR]>;
|
2015-04-09 16:07:28 +02:00
|
|
|
|
2015-11-16 12:10:19 +01:00
|
|
|
def : ProcessorModel<"cortex-r5", CortexA8Model, [ARMv7r, ProcR5,
|
2016-06-03 16:03:27 +02:00
|
|
|
FeatureHasRetAddrStack,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureVFP3,
|
|
|
|
|
FeatureD16,
|
|
|
|
|
FeatureSlowFPBrcc,
|
|
|
|
|
FeatureHWDivARM,
|
|
|
|
|
FeatureHasSlowFPVMLx,
|
2016-07-19 21:49:13 +02:00
|
|
|
FeatureAvoidPartialCPSR]>;
|
2010-08-11 08:30:38 +02:00
|
|
|
|
2015-11-16 12:10:19 +01:00
|
|
|
def : ProcessorModel<"cortex-r7", CortexA8Model, [ARMv7r, ProcR7,
|
2016-06-03 16:03:27 +02:00
|
|
|
FeatureHasRetAddrStack,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureVFP3,
|
|
|
|
|
FeatureD16,
|
2015-12-07 11:54:36 +01:00
|
|
|
FeatureFP16,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureMP,
|
|
|
|
|
FeatureSlowFPBrcc,
|
|
|
|
|
FeatureHWDivARM,
|
|
|
|
|
FeatureHasSlowFPVMLx,
|
2016-07-19 21:49:13 +02:00
|
|
|
FeatureAvoidPartialCPSR]>;
|
2016-03-10 18:38:41 +01:00
|
|
|
|
|
|
|
|
def : ProcessorModel<"cortex-r8", CortexA8Model, [ARMv7r,
|
2016-06-03 16:03:27 +02:00
|
|
|
FeatureHasRetAddrStack,
|
2016-03-10 18:38:41 +01:00
|
|
|
FeatureVFP3,
|
|
|
|
|
FeatureD16,
|
|
|
|
|
FeatureFP16,
|
|
|
|
|
FeatureMP,
|
|
|
|
|
FeatureSlowFPBrcc,
|
|
|
|
|
FeatureHWDivARM,
|
|
|
|
|
FeatureHasSlowFPVMLx,
|
2016-07-19 21:49:13 +02:00
|
|
|
FeatureAvoidPartialCPSR]>;
|
2015-11-16 12:10:19 +01:00
|
|
|
|
2017-06-28 16:11:15 +02:00
|
|
|
def : ProcessorModel<"cortex-m3", CortexM3Model, [ARMv7m,
|
|
|
|
|
ProcM3,
|
2017-08-31 10:57:51 +02:00
|
|
|
FeatureHasNoBranchPredictor]>;
|
2017-06-28 16:11:15 +02:00
|
|
|
|
|
|
|
|
def : ProcessorModel<"sc300", CortexM3Model, [ARMv7m,
|
|
|
|
|
ProcM3,
|
|
|
|
|
FeatureHasNoBranchPredictor]>;
|
2015-11-16 12:10:19 +01:00
|
|
|
|
2017-06-28 16:11:15 +02:00
|
|
|
def : ProcessorModel<"cortex-m4", CortexM3Model, [ARMv7em,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureVFP4,
|
|
|
|
|
FeatureVFPOnlySP,
|
2017-06-28 16:11:15 +02:00
|
|
|
FeatureD16,
|
2017-08-31 10:57:51 +02:00
|
|
|
FeatureHasNoBranchPredictor]>;
|
2015-11-16 12:10:19 +01:00
|
|
|
|
|
|
|
|
def : ProcNoItin<"cortex-m7", [ARMv7em,
|
|
|
|
|
FeatureFPARMv8,
|
2017-08-31 10:57:51 +02:00
|
|
|
FeatureD16]>;
|
2015-11-16 12:10:19 +01:00
|
|
|
|
2017-02-01 12:55:03 +01:00
|
|
|
def : ProcNoItin<"cortex-m23", [ARMv8mBaseline,
|
|
|
|
|
FeatureNoMovt]>;
|
|
|
|
|
|
2017-06-28 16:11:15 +02:00
|
|
|
def : ProcessorModel<"cortex-m33", CortexM3Model, [ARMv8mMainline,
|
2017-02-01 12:55:03 +01:00
|
|
|
FeatureDSP,
|
|
|
|
|
FeatureFPARMv8,
|
|
|
|
|
FeatureD16,
|
2017-06-28 16:11:15 +02:00
|
|
|
FeatureVFPOnlySP,
|
2017-08-31 10:57:51 +02:00
|
|
|
FeatureHasNoBranchPredictor]>;
|
2017-02-01 12:55:03 +01:00
|
|
|
|
2016-03-21 18:29:01 +01:00
|
|
|
def : ProcNoItin<"cortex-a32", [ARMv8a,
|
2017-04-20 11:38:25 +02:00
|
|
|
FeatureHWDivThumb,
|
2016-03-21 18:29:01 +01:00
|
|
|
FeatureHWDivARM,
|
|
|
|
|
FeatureCrypto,
|
|
|
|
|
FeatureCRC]>;
|
2015-11-16 12:10:19 +01:00
|
|
|
|
2015-12-02 12:53:44 +01:00
|
|
|
def : ProcNoItin<"cortex-a35", [ARMv8a, ProcA35,
|
2017-04-20 11:38:25 +02:00
|
|
|
FeatureHWDivThumb,
|
2015-12-02 12:53:44 +01:00
|
|
|
FeatureHWDivARM,
|
|
|
|
|
FeatureCrypto,
|
|
|
|
|
FeatureCRC]>;
|
|
|
|
|
|
2015-11-16 12:10:19 +01:00
|
|
|
def : ProcNoItin<"cortex-a53", [ARMv8a, ProcA53,
|
2017-04-20 11:38:25 +02:00
|
|
|
FeatureHWDivThumb,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureHWDivARM,
|
|
|
|
|
FeatureCrypto,
|
2016-10-13 16:57:43 +02:00
|
|
|
FeatureCRC,
|
|
|
|
|
FeatureFPAO]>;
|
2015-11-16 12:10:19 +01:00
|
|
|
|
2017-08-21 10:43:06 +02:00
|
|
|
def : ProcNoItin<"cortex-a55", [ARMv82a, ProcA55,
|
|
|
|
|
FeatureHWDivThumb,
|
|
|
|
|
FeatureHWDivARM,
|
|
|
|
|
FeatureDotProd]>;
|
|
|
|
|
|
2017-07-13 12:24:30 +02:00
|
|
|
def : ProcessorModel<"cortex-a57", CortexA57Model, [ARMv8a, ProcA57,
|
|
|
|
|
FeatureHWDivThumb,
|
|
|
|
|
FeatureHWDivARM,
|
|
|
|
|
FeatureCrypto,
|
|
|
|
|
FeatureCRC,
|
|
|
|
|
FeatureFPAO,
|
|
|
|
|
FeatureAvoidPartialCPSR,
|
|
|
|
|
FeatureCheapPredicableCPSR]>;
|
2015-11-16 12:10:19 +01:00
|
|
|
|
|
|
|
|
def : ProcNoItin<"cortex-a72", [ARMv8a, ProcA72,
|
2017-04-20 11:38:25 +02:00
|
|
|
FeatureHWDivThumb,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureHWDivARM,
|
|
|
|
|
FeatureCrypto,
|
|
|
|
|
FeatureCRC]>;
|
2013-06-26 18:58:26 +02:00
|
|
|
|
2016-06-02 12:48:52 +02:00
|
|
|
def : ProcNoItin<"cortex-a73", [ARMv8a, ProcA73,
|
2017-04-20 11:38:25 +02:00
|
|
|
FeatureHWDivThumb,
|
2016-06-02 12:48:52 +02:00
|
|
|
FeatureHWDivARM,
|
|
|
|
|
FeatureCrypto,
|
|
|
|
|
FeatureCRC]>;
|
|
|
|
|
|
2017-08-21 10:43:06 +02:00
|
|
|
def : ProcNoItin<"cortex-a75", [ARMv82a, ProcA75,
|
|
|
|
|
FeatureHWDivThumb,
|
|
|
|
|
FeatureHWDivARM,
|
|
|
|
|
FeatureDotProd]>;
|
|
|
|
|
|
2015-11-16 12:10:19 +01:00
|
|
|
def : ProcessorModel<"cyclone", SwiftModel, [ARMv8a, ProcSwift,
|
2016-06-03 16:03:27 +02:00
|
|
|
FeatureHasRetAddrStack,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureNEONForFP,
|
|
|
|
|
FeatureVFP4,
|
|
|
|
|
FeatureMP,
|
2017-04-20 11:38:25 +02:00
|
|
|
FeatureHWDivThumb,
|
2015-11-16 12:10:19 +01:00
|
|
|
FeatureHWDivARM,
|
|
|
|
|
FeatureAvoidPartialCPSR,
|
|
|
|
|
FeatureAvoidMOVsShOp,
|
|
|
|
|
FeatureHasSlowFPVMLx,
|
|
|
|
|
FeatureCrypto,
|
2017-07-27 21:56:44 +02:00
|
|
|
FeatureUseMISched,
|
2017-08-31 10:57:51 +02:00
|
|
|
FeatureZCZeroing,
|
|
|
|
|
FeatureNoPostRASched]>;
|
2015-11-16 12:10:19 +01:00
|
|
|
|
2016-01-05 13:51:59 +01:00
|
|
|
def : ProcNoItin<"exynos-m1", [ARMv8a, ProcExynosM1,
|
2017-04-20 11:38:25 +02:00
|
|
|
FeatureHWDivThumb,
|
2016-01-05 13:51:59 +01:00
|
|
|
FeatureHWDivARM,
|
|
|
|
|
FeatureCrypto,
|
|
|
|
|
FeatureCRC]>;
|
2013-12-06 23:48:17 +01:00
|
|
|
|
2016-08-01 20:39:45 +02:00
|
|
|
def : ProcNoItin<"exynos-m2", [ARMv8a, ProcExynosM1,
|
2017-04-20 11:38:25 +02:00
|
|
|
FeatureHWDivThumb,
|
2016-08-01 20:39:45 +02:00
|
|
|
FeatureHWDivARM,
|
|
|
|
|
FeatureCrypto,
|
|
|
|
|
FeatureCRC]>;
|
|
|
|
|
|
2016-12-14 00:31:41 +01:00
|
|
|
def : ProcNoItin<"exynos-m3", [ARMv8a, ProcExynosM1,
|
2017-04-20 11:38:25 +02:00
|
|
|
FeatureHWDivThumb,
|
2016-12-14 00:31:41 +01:00
|
|
|
FeatureHWDivARM,
|
|
|
|
|
FeatureCrypto,
|
|
|
|
|
FeatureCRC]>;
|
|
|
|
|
|
2017-04-07 00:47:47 +02:00
|
|
|
def : ProcNoItin<"kryo", [ARMv8a, ProcKryo,
|
2017-04-20 11:38:25 +02:00
|
|
|
FeatureHWDivThumb,
|
2017-04-07 00:47:47 +02:00
|
|
|
FeatureHWDivARM,
|
|
|
|
|
FeatureCrypto,
|
|
|
|
|
FeatureCRC]>;
|
|
|
|
|
|
2016-11-15 12:34:54 +01:00
|
|
|
def : ProcessorModel<"cortex-r52", CortexR52Model, [ARMv8r, ProcR52,
|
2018-04-27 13:29:49 +02:00
|
|
|
FeatureUseMISched,
|
2016-10-18 11:08:54 +02:00
|
|
|
FeatureFPAO]>;
|
2016-10-07 14:06:40 +02:00
|
|
|
|
2006-05-15 00:18:28 +02:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
// Register File Description
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
|
|
include "ARMRegisterInfo.td"
|
2017-02-05 13:07:55 +01:00
|
|
|
include "ARMRegisterBanks.td"
|
2009-04-17 21:07:39 +02:00
|
|
|
include "ARMCallingConv.td"
|
|
|
|
|
|
2006-05-15 00:18:28 +02:00
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
// Instruction Descriptions
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
|
|
|
|
include "ARMInstrInfo.td"
|
2010-04-05 05:10:20 +02:00
|
|
|
def ARMInstrInfo : InstrInfo;
|
2006-05-15 00:18:28 +02:00
|
|
|
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
// Declare the target which we are implementing
|
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
|
|
2015-03-28 00:41:42 +01:00
|
|
|
def ARMAsmWriter : AsmWriter {
|
|
|
|
|
string AsmWriterClassName = "InstPrinter";
|
|
|
|
|
int PassSubtarget = 1;
|
|
|
|
|
int Variant = 0;
|
|
|
|
|
bit isMCAsmWriter = 1;
|
|
|
|
|
}
|
|
|
|
|
|
2017-10-03 12:26:11 +02:00
|
|
|
def ARMAsmParser : AsmParser {
|
|
|
|
|
bit ReportMultipleNearMisses = 1;
|
|
|
|
|
}
|
|
|
|
|
|
2015-11-09 01:31:07 +01:00
|
|
|
def ARMAsmParserVariant : AsmParserVariant {
|
|
|
|
|
int Variant = 0;
|
|
|
|
|
string Name = "ARM";
|
|
|
|
|
string BreakCharacters = ".";
|
|
|
|
|
}
|
|
|
|
|
|
2006-05-15 00:18:28 +02:00
|
|
|
def ARM : Target {
|
2017-07-13 12:24:30 +02:00
|
|
|
// Pull in Instruction Info.
|
2006-05-15 00:18:28 +02:00
|
|
|
let InstructionSet = ARMInstrInfo;
|
2015-03-28 00:41:42 +01:00
|
|
|
let AssemblyWriters = [ARMAsmWriter];
|
2017-10-03 12:26:11 +02:00
|
|
|
let AssemblyParsers = [ARMAsmParser];
|
2015-11-09 01:31:07 +01:00
|
|
|
let AssemblyParserVariants = [ARMAsmParserVariant];
|
[MachineOperand][Target] MachineOperand::isRenamable semantics changes
Summary:
Add a target option AllowRegisterRenaming that is used to opt in to
post-register-allocation renaming of registers. This is set to 0 by
default, which causes the hasExtraSrcRegAllocReq/hasExtraDstRegAllocReq
fields of all opcodes to be set to 1, causing
MachineOperand::isRenamable to always return false.
Set the AllowRegisterRenaming flag to 1 for all in-tree targets that
have lit tests that were effected by enabling COPY forwarding in
MachineCopyPropagation (AArch64, AMDGPU, ARM, Hexagon, Mips, PowerPC,
RISCV, Sparc, SystemZ and X86).
Add some more comments describing the semantics of the
MachineOperand::isRenamable function and how it is set and maintained.
Change isRenamable to check the operand's opcode
hasExtraSrcRegAllocReq/hasExtraDstRegAllocReq bit directly instead of
relying on it being consistently reflected in the IsRenamable bit
setting.
Clear the IsRenamable bit when changing an operand's register value.
Remove target code that was clearing the IsRenamable bit when changing
registers/opcodes now that this is done conservatively by default.
Change setting of hasExtraSrcRegAllocReq in AMDGPU target to be done in
one place covering all opcodes that have constant pipe read limit
restrictions.
Reviewers: qcolombet, MatzeB
Subscribers: aemerson, arsenm, jyknight, mcrosier, sdardis, nhaehnle, javed.absar, tpr, arichardson, kristof.beyls, kbarton, fedor.sergeev, asb, rbar, johnrusso, simoncook, jordy.potman.lists, apazos, sabuasal, niosHD, escha, nemanjai, llvm-commits
Differential Revision: https://reviews.llvm.org/D43042
llvm-svn: 325931
2018-02-23 19:25:08 +01:00
|
|
|
let AllowRegisterRenaming = 1;
|
2006-05-15 00:18:28 +02:00
|
|
|
}
|
