RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-31 16:02:52 +01:00
Code Issues Projects Releases Wiki Activity
73,477 Commits 4 Branches 5 Tags 704 MiB
68759971b3
Commit Graph

14332 Commits

Author SHA1 Message Date
Jim Grosbach
68759971b3 Don't require pseudo-instructions to carry encoding information. 
For now this is distinct from isCodeGenOnly, as code-gen-only
instructions can (and often do) still have encoding information
associated with them. Once we've migrated all of them over to true
pseudo-instructions that are lowered to real instructions prior to
the printer/emitter, we can remove isCodeGenOnly and just use isPseudo.

llvm-svn: 134539
 2011-07-06 21:33:38 +00:00
Devang Patel
214fa1739f Simplify. Consolidate dbg.declare handling in AllocaPromoter. 
llvm-svn: 134538
 2011-07-06 21:09:55 +00:00
Bill Wendling
479007f9af Constify getCompactUnwindRegNum. 
llvm-svn: 134527
 2011-07-06 20:33:48 +00:00
Evan Cheng
dcd3ea7062 createMCInstPrinter doesn't need TargetMachine anymore. 
llvm-svn: 134525
 2011-07-06 19:45:42 +00:00
Jakub Staszak
28bcc8673e Introduce "expect" intrinsic instructions. 
llvm-svn: 134516
 2011-07-06 18:22:43 +00:00
Dan Gohman
7927fe2250 Remove the ObjC ARC passes from the default optimization list, and add 
extension points to be used by clang.

llvm-svn: 134444
 2011-07-05 22:01:44 +00:00
Devang Patel
5f3ea5c3cb Speculatively revert r134431. 
llvm-svn: 134440
 2011-07-05 21:16:28 +00:00
Devang Patel
de1261583f Clear debug loc while updating insert point. 
llvm-svn: 134431
 2011-07-05 18:58:22 +00:00
Michael J. Spencer
4b7808fe50 Fix 80-col. 
llvm-svn: 134409
 2011-07-05 14:49:08 +00:00
Tobias Grosser
85fed4b998 SuccIterator on bbs without terminator insts 
Remove the assert that triggers if SuccIterator is constructed for a basic block
without a terminator instruction. Instead of triggering an assert a succ_end()
iterator is returned. This models a basic block with zero successors and allows
us to use F->viewCFG() on incompletely constructed functions.

llvm-svn: 134398
 2011-07-04 23:09:02 +00:00
Jakob Stoklund Olesen
c19c47697f Include a source location when complaining about bad inline assembly. 
Add a MI->emitError() method that the backend can use to report errors
related to inline assembly. Call it from X86FloatingPoint.cpp when the
constraints are wrong.

This enables proper clang diagnostics from the backend:

$ clang -c pr30848.c
pr30848.c:5:12: error: Inline asm output regs must be last on the x87 stack
  __asm__ ("" : "=u" (d));  /* { dg-error "output regs" } */
           ^
1 error generated.

llvm-svn: 134307
 2011-07-02 03:53:34 +00:00
Evan Cheng
09210c224a Add getFeatureBits to extract feature bits for a given CPU. 
llvm-svn: 134298
 2011-07-02 00:43:44 +00:00
Eric Christopher
491e8d6593 Remove the confusing getDarwinNumber() api and friends. 
Part of rdar://9714064

llvm-svn: 134291
 2011-07-02 00:19:55 +00:00
Douglas Gregor
6ebfe1623c Add initial *-*-rtems* target, from Joel Sherrill 
llvm-svn: 134282
 2011-07-01 22:41:06 +00:00
Evan Cheng
a230202d5e Add MCSubtargetInfo target registry stuff. 
llvm-svn: 134279
 2011-07-01 22:25:04 +00:00
Evan Cheng
e7e74a3250 Rename TargetSubtarget to TargetSubtargetInfo for consistency. 
llvm-svn: 134259
 2011-07-01 21:01:15 +00:00
Evan Cheng
771cdf9b5d - Added MCSubtargetInfo to capture subtarget features and scheduling 
itineraries.
- Refactor TargetSubtarget to be based on MCSubtargetInfo.
- Change tablegen generated subtarget info to initialize MCSubtargetInfo
  and hide more details from targets.

llvm-svn: 134257
 2011-07-01 20:45:01 +00:00
Evan Cheng
157d40fba1 Hide the call to InitMCInstrInfo into tblgen generated ctor. 
llvm-svn: 134244
 2011-07-01 17:57:27 +00:00
Rafael Espindola
018ca8fea8 Fix use after free. 
llvm-svn: 134234
 2011-07-01 04:40:50 +00:00
Evan Cheng
1fa6460e3f Switch SubtargetFeatures from std::string to StringRef. 
llvm-svn: 134219
 2011-07-01 00:23:10 +00:00
Bill Wendling
28c3cfe015 Add target a target hook to get the register number used by the compact unwind 
encoding for the registers it knows about. Return -1 if it can't handle that
register.

llvm-svn: 134202
 2011-06-30 23:20:32 +00:00
Rafael Espindola
83789b3b8d Create a isFullCopy predicate. 
llvm-svn: 134189
 2011-06-30 21:15:52 +00:00
Rafael Espindola
03cd7c7b76 Add r134057 back, but splice the predecessor after the successors phi 
nodes.

Original message:
Let simplify cfg simplify bb with only debug and lifetime intrinsics.

llvm-svn: 134182
 2011-06-30 20:14:24 +00:00
Evan Cheng
034261674b Fix the ridiculous SubtargetFeatures API where it implicitly expects CPU name to 
be the first encoded as the first feature. It then uses the CPU name to look up
features / scheduling itineray even though clients know full well the CPU name
being used to query these properties.

The fix is to just have the clients explictly pass the CPU name!

llvm-svn: 134127
 2011-06-30 01:53:36 +00:00
Eric Christopher
40578e7885 Remove getRegClassForInlineAsmConstraint and all dependencies. 
Fixes rdar://9643582

llvm-svn: 134123
 2011-06-30 01:20:03 +00:00
Devang Patel
66c4bc1dda Revert r133953 for now. 
llvm-svn: 134116
 2011-06-29 23:50:13 +00:00
Andrew Trick
d755da03ed Added IRBuilder::SetInsertPoint(Use) to find a valid insertion point 
that dominates the given Use.

llvm-svn: 134111
 2011-06-29 23:01:52 +00:00
Andrew Trick
ffcd0f2f4b whitespace 
llvm-svn: 134110
 2011-06-29 22:52:51 +00:00
Evan Cheng
f496d1a4b2 Indentation 
llvm-svn: 134100
 2011-06-29 21:58:37 +00:00
Chad Rosier
fc7dc596a4 Temporarily revert r134057: "Let simplify cfg simplify bb with only debug and 
lifetime intrinsics" due to buildbot failures.

llvm-svn: 134071
 2011-06-29 16:22:11 +00:00
Rafael Espindola
e9e560eb37 Let simplify cfg simplify bb with only debug and lifetime intrinsics. 
llvm-svn: 134057
 2011-06-29 05:25:47 +00:00
Evan Cheng
b4dc8bdd22 Sink SubtargetFeature and TargetInstrItineraries (renamed MCInstrItineraries) into MC. 
llvm-svn: 134049
 2011-06-29 01:14:12 +00:00
Evan Cheng
baefa5a6ee Trim include 
llvm-svn: 134048
 2011-06-29 00:35:31 +00:00
Evan Cheng
40c31162b8 Unbreak every backend. 
llvm-svn: 134031
 2011-06-28 21:33:11 +00:00
Evan Cheng
65e7766262 Move CallFrameSetupOpcode and CallFrameDestroyOpcode to TargetInstrInfo. 
llvm-svn: 134030
 2011-06-28 21:14:33 +00:00
Evan Cheng
61530114d5 Add MCInstrInfo registeration machinery. 
llvm-svn: 134026
 2011-06-28 20:29:03 +00:00
Evan Cheng
a115f77785 Merge XXXGenRegisterNames.inc into XXXGenRegisterInfo.inc 
llvm-svn: 134024
 2011-06-28 20:07:07 +00:00
Evan Cheng
4a169be530 - Rename TargetInstrDesc, TargetOperandInfo to MCInstrDesc and MCOperandInfo and 
sink them into MC layer.
- Added MCInstrInfo, which captures the tablegen generated static data. Chang
TargetInstrInfo so it's based off MCInstrInfo.

llvm-svn: 134021
 2011-06-28 19:10:37 +00:00
Jay Foad
fa97b8b8fa PR10210: New method ConstantArray::getAsCString(). Use it in LTO to 
avoid getting embedded trailing null bytes in std::strings.

llvm-svn: 133999
 2011-06-28 08:24:19 +00:00
Andrew Trick
9be3481cbd Cleanup. Fix a stupid variable name. 
llvm-svn: 133996
 2011-06-28 05:44:06 +00:00
Andrew Trick
4ac5dd5154 SCEVExpander: give new insts a name that identifies the reponsible pass. 
llvm-svn: 133992
 2011-06-28 05:07:32 +00:00
Evan Cheng
f79231cbd4 Remove RegClass2VRegMap from MachineRegisterInfo. 
llvm-svn: 133967
 2011-06-27 23:54:40 +00:00
Evan Cheng
b2fc68c7bc Remove RCBarriers from TargetInstrDesc. 
llvm-svn: 133964
 2011-06-27 23:47:21 +00:00
Evan Cheng
7df851a4ff Remove the experimental (and unused) pre-ra splitting pass. Greedy regalloc can split live ranges. 
llvm-svn: 133962
 2011-06-27 23:40:45 +00:00
Devang Patel
8fbd4b55ea During bottom up fast-isel, instructions emitted to materalize registers are at top of basic block and do not have debug location. This may misguide debugger while entering the basic block and sometimes debugger provides semi useful view of current location to developer by picking up previous known location as current location. Assign a sensible location to the first instruction in a basic block, if it does not have one location derived from source file, so that debugger can provide meaningful user experience to developers in edge cases. 
llvm-svn: 133953
 2011-06-27 22:32:04 +00:00
Evan Cheng
2c06c8b3c2 More refactoring. Move getRegClass from TargetOperandInfo to TargetInstrInfo. 
llvm-svn: 133944
 2011-06-27 21:26:13 +00:00
Owen Anderson
c1dcf312d1 Add support for alternative register names, useful for instructions whose operands are logically equivalent to existing registers, but happen to be printed specially. For example, an instruciton that prints d0[0] instead of s0. 
Patch by Jim Grosbach.

llvm-svn: 133940
 2011-06-27 21:06:21 +00:00
Evan Cheng
e2b9caad06 Rename unnecessary forward declaration. 
llvm-svn: 133928
 2011-06-27 19:41:39 +00:00
Nick Lewycky
4a0f5218f2 Move onlyUsedByLifetimeMarkers to ValueTracking so that it can be used by other 
passes as well.

llvm-svn: 133904
 2011-06-27 04:20:45 +00:00
Jakob Stoklund Olesen
557793fb60 Distinguish early clobber output operands from clobbered registers. 
Both become <earlyclobber> defs on the INLINEASM MachineInstr, but we
now use two different asm operand kinds.

The new Kind_Clobber is treated identically to the old
Kind_RegDefEarlyClobber for now, but x87 floating point stack inline
assembly does care about the difference.

This will pop a register off the stack:

  asm("fstp %st" : : "t"(x) : "st");

While this will pop the input and push an output:

  asm("fst %st" : "=&t"(r) : "t"(x));

We need to know if ST0 was a clobber or an output operand, and we can't
depend on <dead> flags for that.

llvm-svn: 133902
 2011-06-27 04:08:33 +00:00