.. |
AsmParser
|
[AArch64][v8.5A] Add Memory Tagging instructions
|
2018-10-02 10:04:39 +00:00 |
Disassembler
|
[AArch64][v8.5A] Add Memory Tagging instructions
|
2018-10-02 10:04:39 +00:00 |
InstPrinter
|
[AArch64][v8.5A] Add Branch Target Identification instructions
|
2018-09-27 14:54:33 +00:00 |
MCTargetDesc
|
Remove unneeded friend declarations that clang-cl warns on
|
2018-10-29 22:38:13 +00:00 |
TargetInfo
|
|
|
Utils
|
[AArch64][v8.5A] Add Branch Target Identification instructions
|
2018-09-27 14:54:33 +00:00 |
AArch64.h
|
AArch64: add a pass to compress jump-table entries when possible.
|
2018-10-24 20:19:09 +00:00 |
AArch64.td
|
[AArch64] Refactor Exynos feature sets (NFC)
|
2018-10-25 16:45:46 +00:00 |
AArch64A53Fix835769.cpp
|
|
|
AArch64A57FPLoadBalancing.cpp
|
llvm::sort(C.begin(), C.end(), ...) -> llvm::sort(C, ...)
|
2018-09-27 02:13:45 +00:00 |
AArch64AdvSIMDScalarPass.cpp
|
|
|
AArch64AsmPrinter.cpp
|
[ARM64][Windows] MCLayer support for exception handling
|
2018-10-27 06:13:06 +00:00 |
AArch64BranchTargets.cpp
|
[AArch64][v8.5A] Branch Target Identification code-generation pass
|
2018-10-08 14:04:24 +00:00 |
AArch64CallingConvention.h
|
|
|
AArch64CallingConvention.td
|
[AArch64] Implement aarch64_vector_pcs codegen support.
|
2018-09-12 12:10:22 +00:00 |
AArch64CallLowering.cpp
|
[AArch64] Support adding X[8-15,18] registers as CSRs.
|
2018-09-22 22:17:50 +00:00 |
AArch64CallLowering.h
|
[GlobalISel] Rewrite CallLowering::lowerReturn to accept multiple VRegs per Value
|
2018-08-02 08:33:31 +00:00 |
AArch64CleanupLocalDynamicTLSPass.cpp
|
|
|
AArch64CollectLOH.cpp
|
|
|
AArch64CompressJumpTables.cpp
|
AArch64: add a pass to compress jump-table entries when possible.
|
2018-10-24 20:19:09 +00:00 |
AArch64CondBrTuning.cpp
|
|
|
AArch64ConditionalCompares.cpp
|
|
|
AArch64ConditionOptimizer.cpp
|
|
|
AArch64DeadRegisterDefinitionsPass.cpp
|
|
|
AArch64ExpandPseudoInsts.cpp
|
[AArch64] Add Tiny Code Model for AArch64
|
2018-08-22 11:31:39 +00:00 |
AArch64FalkorHWPFFix.cpp
|
|
|
AArch64FastISel.cpp
|
[AArch64] Support adding X[8-15,18] registers as CSRs.
|
2018-09-22 22:17:50 +00:00 |
AArch64FrameLowering.cpp
|
[AArch64] Return address signing B key support
|
2018-10-29 16:26:58 +00:00 |
AArch64FrameLowering.h
|
|
|
AArch64GenRegisterBankInfo.def
|
|
|
AArch64InstrAtomics.td
|
|
|
AArch64InstrFormats.td
|
[AArch64] Add support for UDF instruction
|
2018-10-30 11:06:50 +00:00 |
AArch64InstrInfo.cpp
|
[AArch64] Refactor Exynos machine model
|
2018-10-24 21:40:43 +00:00 |
AArch64InstrInfo.h
|
[AArch64] Refactor Exynos machine model
|
2018-10-24 21:40:43 +00:00 |
AArch64InstrInfo.td
|
[AArch64] Add support for UDF instruction
|
2018-10-30 11:06:50 +00:00 |
AArch64InstructionSelector.cpp
|
[AArch64] Add Tiny Code Model for AArch64
|
2018-08-22 11:31:39 +00:00 |
AArch64ISelDAGToDAG.cpp
|
[AArch64][v8.5A] Add speculation restriction system registers
|
2018-09-27 14:05:46 +00:00 |
AArch64ISelLowering.cpp
|
Revert "[AArch64] Create proper memoperand for multi-vector stores"
|
2018-10-26 02:00:14 +00:00 |
AArch64ISelLowering.h
|
AArch64: add a pass to compress jump-table entries when possible.
|
2018-10-24 20:19:09 +00:00 |
AArch64LegalizerInfo.cpp
|
[GISel] LegalizerInfo: Rename MemDesc::Size to SizeInBits to make the value clearer
|
2018-10-25 17:37:07 +00:00 |
AArch64LegalizerInfo.h
|
|
|
AArch64LoadStoreOptimizer.cpp
|
[MI] Change the array of MachineMemOperand pointers to be
|
2018-08-16 21:30:05 +00:00 |
AArch64MachineFunctionInfo.h
|
AArch64: add a pass to compress jump-table entries when possible.
|
2018-10-24 20:19:09 +00:00 |
AArch64MacroFusion.cpp
|
[PATCH] [NFC][AArch64] Fix refactoring of macro fusion
|
2018-10-16 17:41:45 +00:00 |
AArch64MacroFusion.h
|
|
|
AArch64MCInstLower.cpp
|
[MinGW] [AArch64] Add stubs for potential automatic dllimported variables
|
2018-09-04 20:56:21 +00:00 |
AArch64MCInstLower.h
|
|
|
AArch64PBQPRegAlloc.cpp
|
|
|
AArch64PBQPRegAlloc.h
|
|
|
AArch64PerfectShuffle.h
|
|
|
AArch64PreLegalizerCombiner.cpp
|
Add the missing new files from r343654
|
2018-10-03 02:21:30 +00:00 |
AArch64PromoteConstant.cpp
|
|
|
AArch64RedundantCopyElimination.cpp
|
|
|
AArch64RegisterBankInfo.cpp
|
|
|
AArch64RegisterBankInfo.h
|
|
|
AArch64RegisterBanks.td
|
|
|
AArch64RegisterInfo.cpp
|
[Aarch64] Fix memcpy that was copying 4x too many bytes
|
2018-09-23 18:43:28 +00:00 |
AArch64RegisterInfo.h
|
[TargetRegisterInfo] Remove temporary hook enableMultipleCopyHints()
|
2018-10-05 14:23:11 +00:00 |
AArch64RegisterInfo.td
|
[AArch64][v8.5A] Restrict indirect tail calls to use x16/17 only when using BTI
|
2018-10-08 14:09:15 +00:00 |
AArch64SchedA53.td
|
|
|
AArch64SchedA57.td
|
|
|
AArch64SchedA57WriteRes.td
|
|
|
AArch64SchedCyclone.td
|
|
|
AArch64SchedExynosM1.td
|
[AArch64] Refactor Exynos machine model
|
2018-10-24 21:40:43 +00:00 |
AArch64SchedExynosM3.td
|
[AArch64] Refactor Exynos machine model
|
2018-10-24 21:40:43 +00:00 |
AArch64SchedFalkor.td
|
|
|
AArch64SchedFalkorDetails.td
|
|
|
AArch64SchedKryo.td
|
|
|
AArch64SchedKryoDetails.td
|
|
|
AArch64SchedThunderX2T99.td
|
|
|
AArch64SchedThunderX.td
|
|
|
AArch64Schedule.td
|
|
|
AArch64SelectionDAGInfo.cpp
|
|
|
AArch64SelectionDAGInfo.h
|
|
|
AArch64SIMDInstrOpt.cpp
|
|
|
AArch64StorePairSuppress.cpp
|
|
|
AArch64Subtarget.cpp
|
[AArch64] Support adding X[8-15,18] registers as CSRs.
|
2018-09-22 22:17:50 +00:00 |
AArch64Subtarget.h
|
AArch64: add a pass to compress jump-table entries when possible.
|
2018-10-24 20:19:09 +00:00 |
AArch64SVEInstrInfo.td
|
[AArch64][SVE] Asm: Enable instructions to be prefixed.
|
2018-07-30 16:05:45 +00:00 |
AArch64SystemOperands.td
|
[AArch64][v8.5A] Add Memory Tagging system registers
|
2018-10-02 09:54:35 +00:00 |
AArch64TargetMachine.cpp
|
AArch64: add a pass to compress jump-table entries when possible.
|
2018-10-24 20:19:09 +00:00 |
AArch64TargetMachine.h
|
|
|
AArch64TargetObjectFile.cpp
|
[AArch64] DWARF: do not generate AT_location for thread local
|
2018-08-01 23:46:49 +00:00 |
AArch64TargetObjectFile.h
|
|
|
AArch64TargetTransformInfo.cpp
|
[TTI] Add generic SK_Broadcast shuffle costs
|
2018-10-25 10:52:36 +00:00 |
AArch64TargetTransformInfo.h
|
recommit 344472 after fixing build failure on ARM and PPC.
|
2018-10-14 08:50:06 +00:00 |
CMakeLists.txt
|
AArch64: add a pass to compress jump-table entries when possible.
|
2018-10-24 20:19:09 +00:00 |
LLVMBuild.txt
|
|
|
SVEInstrFormats.td
|
Remove extra whitespace. NFC. (test commit)
|
2018-09-28 08:45:28 +00:00 |