.. |
AsmParser
|
[Hexagon] Modifying r262258 to only be in effect in the hand assembler path, not the integrated assembler.
|
2016-03-01 21:37:41 +00:00 |
Disassembler
|
[NFC] Convert tabs to spaces.
|
2016-03-01 22:05:03 +00:00 |
MCTargetDesc
|
[Hexagon] Modifying r262258 to only be in effect in the hand assembler path, not the integrated assembler.
|
2016-03-01 21:37:41 +00:00 |
TargetInfo
|
Remove autoconf support
|
2016-01-26 21:29:08 +00:00 |
BitTracker.cpp
|
[Hexagon] Fix compilation error with GCC 6
|
2016-02-18 16:10:27 +00:00 |
BitTracker.h
|
|
|
CMakeLists.txt
|
[Hexagon] Optimize stack slot spills
|
2016-02-12 22:53:35 +00:00 |
Hexagon.h
|
|
|
Hexagon.td
|
[TableGen] Modify the AsmMatcherEmitter to only apply the table growth from r252440 to the Hexagon target.
|
2015-12-31 08:18:23 +00:00 |
HexagonAsmPrinter.cpp
|
Revert "CodeGen: MachineInstr::getIterator() => getInstrIterator(), NFC"
|
2016-02-22 20:49:58 +00:00 |
HexagonAsmPrinter.h
|
[Hexagon] Preprocess mapped instructions before lowering to MC
|
2015-12-15 17:05:45 +00:00 |
HexagonBitSimplify.cpp
|
[Hexagon] Use S2_lsr_i_r instead of S2_extractu to obtain upper halfword
|
2016-01-14 21:59:22 +00:00 |
HexagonBitTracker.cpp
|
CodeGen: TII: Take MachineInstr& in predicate API, NFC
|
2016-02-23 02:46:52 +00:00 |
HexagonBitTracker.h
|
|
|
HexagonBlockRanges.cpp
|
Fix Windows buildbot breakage.
|
2016-02-12 23:51:06 +00:00 |
HexagonBlockRanges.h
|
[Hexagon] Optimize stack slot spills
|
2016-02-12 22:53:35 +00:00 |
HexagonCallingConv.td
|
|
|
HexagonCFGOptimizer.cpp
|
|
|
HexagonCommonGEP.cpp
|
Introduce analysis pass to compute PostDominators in the new pass manager. NFC
|
2016-02-25 17:54:07 +00:00 |
HexagonCopyToCombine.cpp
|
PR26172: unnecessary indirection in HexagonCopyToCombine.cpp
|
2016-01-21 12:45:17 +00:00 |
HexagonEarlyIfConv.cpp
|
WIP: CodeGen: Use MachineInstr& in MachineInstrBundle.h, NFC
|
2016-02-27 17:05:33 +00:00 |
HexagonExpandCondsets.cpp
|
CodeGen: Take MachineInstr& in SlotIndexes and LiveIntervals, NFC
|
2016-02-27 06:40:41 +00:00 |
HexagonFixupHwLoops.cpp
|
|
|
HexagonFrameLowering.cpp
|
CodeGen: Change MachineInstr to use MachineInstr&, NFC
|
2016-02-27 20:01:33 +00:00 |
HexagonFrameLowering.h
|
[Hexagon] Optimize stack slot spills
|
2016-02-12 22:53:35 +00:00 |
HexagonGenExtract.cpp
|
|
|
HexagonGenInsert.cpp
|
WIP: CodeGen: Use MachineInstr& in MachineInstrBundle.h, NFC
|
2016-02-27 17:05:33 +00:00 |
HexagonGenMux.cpp
|
WIP: CodeGen: Use MachineInstr& in MachineInstrBundle.h, NFC
|
2016-02-27 17:05:33 +00:00 |
HexagonGenPredicate.cpp
|
WIP: CodeGen: Use MachineInstr& in MachineInstrBundle.h, NFC
|
2016-02-27 17:05:33 +00:00 |
HexagonHardwareLoops.cpp
|
Revert "CodeGen: MachineInstr::getIterator() => getInstrIterator(), NFC"
|
2016-02-22 20:49:58 +00:00 |
HexagonInstrAlias.td
|
|
|
HexagonInstrEnc.td
|
|
|
HexagonInstrFormats.td
|
|
|
HexagonInstrFormatsV4.td
|
|
|
HexagonInstrFormatsV60.td
|
|
|
HexagonInstrInfo.cpp
|
WIP: CodeGen: Use MachineInstr& in MachineInstrBundle.h, NFC
|
2016-02-27 17:05:33 +00:00 |
HexagonInstrInfo.h
|
CodeGen: TII: Take MachineInstr& in predicate API, NFC
|
2016-02-23 02:46:52 +00:00 |
HexagonInstrInfo.td
|
[Hexagon] Adding relocation for code size, cold path optimization allowing a 23-bit 4-byte aligned relocation to be a valid instruction encoding.
|
2016-02-16 20:38:17 +00:00 |
HexagonInstrInfoV3.td
|
|
|
HexagonInstrInfoV4.td
|
[Hexagon] Add support for __builtin_prefetch
|
2016-02-18 13:58:38 +00:00 |
HexagonInstrInfoV5.td
|
|
|
HexagonInstrInfoV60.td
|
|
|
HexagonInstrInfoVector.td
|
|
|
HexagonIntrinsics.td
|
[Hexagon] Eliminate pseudo instructions for circ/brev loads and stores
|
2016-02-12 17:01:51 +00:00 |
HexagonIntrinsicsDerived.td
|
|
|
HexagonIntrinsicsV3.td
|
|
|
HexagonIntrinsicsV4.td
|
|
|
HexagonIntrinsicsV5.td
|
|
|
HexagonIntrinsicsV60.td
|
|
|
HexagonISelDAGToDAG.cpp
|
[Hexagon] Eliminate pseudo instructions for circ/brev loads and stores
|
2016-02-12 17:01:51 +00:00 |
HexagonISelLowering.cpp
|
[Hexagon] Fix lowering of calls with the return type of i1
|
2016-03-04 17:38:05 +00:00 |
HexagonISelLowering.h
|
[Hexagon] Implement TLS support
|
2016-02-18 15:42:57 +00:00 |
HexagonIsetDx.td
|
|
|
HexagonMachineFunctionInfo.cpp
|
|
|
HexagonMachineFunctionInfo.h
|
|
|
HexagonMachineScheduler.cpp
|
CodeGen: Update DFAPacketizer API to take MachineInstr&, NFC
|
2016-02-27 19:09:00 +00:00 |
HexagonMachineScheduler.h
|
|
|
HexagonMCInstLower.cpp
|
[Hexagon] Using MustExtend flag on expression instead of passing around bools.
|
2016-02-29 18:39:51 +00:00 |
HexagonNewValueJump.cpp
|
CodeGen: TII: Take MachineInstr& in predicate API, NFC
|
2016-02-23 02:46:52 +00:00 |
HexagonOperands.td
|
[Hexagon] Adding relocation for code size, cold path optimization allowing a 23-bit 4-byte aligned relocation to be a valid instruction encoding.
|
2016-02-16 20:38:17 +00:00 |
HexagonOptimizeSZextends.cpp
|
|
|
HexagonPeephole.cpp
|
CodeGen: TII: Take MachineInstr& in predicate API, NFC
|
2016-02-23 02:46:52 +00:00 |
HexagonRDF.cpp
|
[Hexagon] Implement RDF-based post-RA optimizations
|
2016-01-12 19:09:01 +00:00 |
HexagonRDF.h
|
[Hexagon] Implement RDF-based post-RA optimizations
|
2016-01-12 19:09:01 +00:00 |
HexagonRDFOpt.cpp
|
Move classes defined in a cpp file into an anonymous namespace.
|
2016-02-05 13:50:53 +00:00 |
HexagonRegisterInfo.cpp
|
[Hexagon] Implement TLS support
|
2016-02-18 15:42:57 +00:00 |
HexagonRegisterInfo.h
|
|
|
HexagonRegisterInfo.td
|
[Hexagon] Mark HVX registers as volatile
|
2016-02-12 22:26:44 +00:00 |
HexagonSchedule.td
|
|
|
HexagonScheduleV4.td
|
TableGen: Check scheduling models for completeness
|
2016-03-01 20:03:21 +00:00 |
HexagonScheduleV55.td
|
TableGen: Check scheduling models for completeness
|
2016-03-01 20:03:21 +00:00 |
HexagonScheduleV60.td
|
TableGen: Check scheduling models for completeness
|
2016-03-01 20:03:21 +00:00 |
HexagonSelectCCInfo.td
|
|
|
HexagonSelectionDAGInfo.cpp
|
[Hexagon] Make memcpy lowering thread-safe
|
2015-12-16 17:29:37 +00:00 |
HexagonSelectionDAGInfo.h
|
Rename TargetSelectionDAGInfo into SelectionDAGTargetInfo and move it to CodeGen/
|
2016-01-27 16:32:26 +00:00 |
HexagonSplitConst32AndConst64.cpp
|
|
|
HexagonSplitDouble.cpp
|
|
|
HexagonStoreWidening.cpp
|
|
|
HexagonSubtarget.cpp
|
[Hexagon] Subtarget features/default CPU corrections
|
2015-12-14 15:03:54 +00:00 |
HexagonSubtarget.h
|
[Hexagon] Subtarget features/default CPU corrections
|
2015-12-14 15:03:54 +00:00 |
HexagonSystemInst.td
|
[Hexagon] Add system instructions for cache manipulation
|
2016-01-06 14:22:22 +00:00 |
HexagonTargetMachine.cpp
|
[Hexagon] Remove HexagonExpandPredSpillCode pass
|
2016-02-12 17:09:58 +00:00 |
HexagonTargetMachine.h
|
[Hexagon] Add PIC support
|
2015-12-18 20:19:30 +00:00 |
HexagonTargetObjectFile.cpp
|
GlobalValue: use getValueType() instead of getType()->getPointerElementType().
|
2016-01-16 20:30:46 +00:00 |
HexagonTargetObjectFile.h
|
|
|
HexagonTargetStreamer.h
|
|
|
HexagonTargetTransformInfo.cpp
|
|
|
HexagonTargetTransformInfo.h
|
|
|
HexagonVLIWPacketizer.cpp
|
CodeGen: Update DFAPacketizer API to take MachineInstr&, NFC
|
2016-02-27 19:09:00 +00:00 |
HexagonVLIWPacketizer.h
|
CodeGen: Update DFAPacketizer API to take MachineInstr&, NFC
|
2016-02-27 19:09:00 +00:00 |
LLVMBuild.txt
|
|
|
RDFCopy.cpp
|
[RDF] Improvements to copy propagation
|
2016-01-18 20:43:57 +00:00 |
RDFCopy.h
|
[RDF] Improvements to copy propagation
|
2016-01-18 20:43:57 +00:00 |
RDFDeadCode.cpp
|
[RDF] Improve compile-time performance of dead code elimination
|
2016-01-18 20:42:47 +00:00 |
RDFDeadCode.h
|
[RDF] Improve compile-time performance of dead code elimination
|
2016-01-18 20:42:47 +00:00 |
RDFGraph.cpp
|
CodeGen: TII: Take MachineInstr& in predicate API, NFC
|
2016-02-23 02:46:52 +00:00 |
RDFGraph.h
|
[RDF] Allow unlinking ref nodes from data-flow chains only
|
2016-01-18 20:41:34 +00:00 |
RDFLiveness.cpp
|
RDF: Implement register liveness analysis
|
2016-01-12 15:56:33 +00:00 |
RDFLiveness.h
|
RDF: Implement register liveness analysis
|
2016-01-12 15:56:33 +00:00 |