mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-11-26 04:32:44 +01:00
33f7d654a1
The indexed variant of vfmal.f16 and vfmsl.f16 instructions use the uppser bits of the indexed operand to store the index (1 bit for the double variant, 2 bits for the quad). This limits the usable registers to d0 - d7 or s0 - s15. This patch enforces this limitation. Differential Revision: https://reviews.llvm.org/D59021 llvm-svn: 355707
68 lines
3.0 KiB
ArmAsm
68 lines
3.0 KiB
ArmAsm
// RUN: not llvm-mc -triple arm -mattr=+fp16fml,+neon -show-encoding < %s 2>&1 | FileCheck %s --check-prefix=CHECK-ERROR
|
|
|
|
VFMAL.F16 D0, S1, S2[2]
|
|
vfmsl.f16 d0, s1, s2[2]
|
|
vfmsl.f16 d0, s1, s2[-1]
|
|
vfmal.f16 q0, d1, d2[4]
|
|
VFMSL.F16 Q0, D1, D2[4]
|
|
vfmal.f16 q0, d1, d2[-1]
|
|
VFMSL.F16 D0, S1, S16[0]
|
|
vfmal.f16 d0, s1, s16[0]
|
|
VFMSL.F16 Q0, D1, D8[0]
|
|
vfmal.f16 q0, d1, d8[0]
|
|
|
|
//CHECK-ERROR: error: invalid operand for instruction
|
|
//CHECK-ERROR-NEXT: VFMAL.F16 D0, S1, S2[2]
|
|
//CHECK-ERROR-NEXT: ^
|
|
//CHECK-ERROR-NEXT: error: invalid operand for instruction
|
|
//CHECK-ERROR-NEXT: vfmsl.f16 d0, s1, s2[2]
|
|
//CHECK-ERROR-NEXT: ^
|
|
//CHECK-ERROR-NEXT: error: invalid operand for instruction
|
|
//CHECK-ERROR-NEXT: vfmsl.f16 d0, s1, s2[-1]
|
|
//CHECK-ERROR-NEXT: ^
|
|
//CHECK-ERROR-NEXT: error: invalid operand for instruction
|
|
//CHECK-ERROR-NEXT: vfmal.f16 q0, d1, d2[4]
|
|
//CHECK-ERROR-NEXT: ^
|
|
//CHECK-ERROR-NEXT: error: invalid operand for instruction
|
|
//CHECK-ERROR-NEXT: VFMSL.F16 Q0, D1, D2[4]
|
|
//CHECK-ERROR-NEXT: ^
|
|
//CHECK-ERROR-NEXT: error: invalid operand for instruction
|
|
//CHECK-ERROR-NEXT: vfmal.f16 q0, d1, d2[-1]
|
|
//CHECK-ERROR-NEXT: ^
|
|
//CHECK-ERROR-NEXT: error: invalid instruction, any one of the following would fix this:
|
|
//CHECK-ERROR-NEXT: VFMSL.F16 D0, S1, S16[0]
|
|
//CHECK-ERROR-NEXT: ^
|
|
//CHECK-ERROR-NEXT: note: operand must be a register in range [s0, s15]
|
|
//CHECK-ERROR-NEXT: VFMSL.F16 D0, S1, S16[0]
|
|
//CHECK-ERROR-NEXT: ^
|
|
//CHECK-ERROR-NEXT: note: too many operands for instruction
|
|
//CHECK-ERROR-NEXT: VFMSL.F16 D0, S1, S16[0]
|
|
//CHECK-ERROR-NEXT: ^
|
|
//CHECK-ERROR-NEXT: error: invalid instruction, any one of the following would fix this:
|
|
//CHECK-ERROR-NEXT: vfmal.f16 d0, s1, s16[0]
|
|
//CHECK-ERROR-NEXT: ^
|
|
//CHECK-ERROR-NEXT: note: operand must be a register in range [s0, s15]
|
|
//CHECK-ERROR-NEXT: vfmal.f16 d0, s1, s16[0]
|
|
//CHECK-ERROR-NEXT: ^
|
|
//CHECK-ERROR-NEXT: note: too many operands for instruction
|
|
//CHECK-ERROR-NEXT: vfmal.f16 d0, s1, s16[0]
|
|
//CHECK-ERROR-NEXT: ^
|
|
//CHECK-ERROR-NEXT: : error: invalid instruction, any one of the following would fix this:
|
|
//CHECK-ERROR-NEXT: VFMSL.F16 Q0, D1, D8[0]
|
|
//CHECK-ERROR-NEXT: ^
|
|
//CHECK-ERROR-NEXT: : note: operand must be a register in range [d0, d7]
|
|
//CHECK-ERROR-NEXT: VFMSL.F16 Q0, D1, D8[0]
|
|
//CHECK-ERROR-NEXT: ^
|
|
//CHECK-ERROR-NEXT: : note: too many operands for instruction
|
|
//CHECK-ERROR-NEXT: VFMSL.F16 Q0, D1, D8[0]
|
|
//CHECK-ERROR-NEXT: ^
|
|
//CHECK-ERROR-NEXT: : error: invalid instruction, any one of the following would fix this:
|
|
//CHECK-ERROR-NEXT: vfmal.f16 q0, d1, d8[0]
|
|
//CHECK-ERROR-NEXT: ^
|
|
//CHECK-ERROR-NEXT: : note: operand must be a register in range [d0, d7]
|
|
//CHECK-ERROR-NEXT: vfmal.f16 q0, d1, d8[0]
|
|
//CHECK-ERROR-NEXT: ^
|
|
//CHECK-ERROR-NEXT: 1: note: too many operands for instruction
|
|
//CHECK-ERROR-NEXT: vfmal.f16 q0, d1, d8[0]
|
|
//CHECK-ERROR-NEXT: ^
|