1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-23 03:02:36 +01:00
llvm-mirror/test/CodeGen
2020-11-17 09:28:56 +00:00
..
AArch64 [AArch64][GlobalISel] Fold G_XOR x, -1 into G_SELECT and select CSINV 2020-11-16 14:14:14 -08:00
AMDGPU [InferAddrSpace] Teach to handle assumed address space. 2020-11-16 17:06:33 -05:00
ARC
ARM [ARM] Remove more unused check prefixes, NFC 2020-11-14 15:37:53 +00:00
AVR
BPF BPF: make __builtin_btf_type_id() return 64bit int 2020-11-16 07:08:41 -08:00
Generic Reland "[AsmPrinter] fix -disable-debug-info option" 2020-11-16 13:34:47 -05:00
Hexagon
Inputs
Lanai
Mips
MIR
MSP430
NVPTX
PowerPC [PowerPC] Add negated abs test using llvm.abs intrinsic. NFC. 2020-11-17 09:28:56 +00:00
RISCV [RISCV] When matching SROIW, check all 64 bits of the OR mask 2020-11-16 10:08:15 -08:00
SPARC
SystemZ
Thumb [ARM] Remove more unused check prefixes, NFC 2020-11-14 15:37:53 +00:00
Thumb2 [ARM] Remove more unused check prefixes, NFC 2020-11-14 15:37:53 +00:00
VE [VE] Add lvm/svm intrinsic instructions 2020-11-17 07:05:36 +09:00
WebAssembly [WebAssembly] Rename atomic.notify and *.atomic.wait 2020-11-13 12:04:48 -08:00
WinCFGuard
WinEH
X86 [CodeGen][X86] Remove some unused check-prefixes and regenerate tests. 2020-11-17 11:25:55 +08:00
XCore