RPCS3/llvm-mirror
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-11-22 18:54:02 +01:00
Code Issues Projects Releases Wiki Activity
ce9124de54
llvm-mirror/test/MC/AMDGPU
History
Matt Arsenault e1c15e3b3d AMDGPU: Partially directly select llvm.amdgcn.interp.p1.f16 
The 16 bank LDS case is complicated due to using multiple
instructions. If I attempt to write a pattern for it, the generated
selector incorrectly places the copy to m0 after the first
instruction, so that needs to be separately addressed.

Also fix not gluing the copy to m0 to the second operation in the
second half of the 16 bank lowering.
2020-01-15 08:58:58 -05:00
..
regression
accvgpr-altnames.s [AMDGPU] gfx908 mAI instructions, MC part 2019-07-09 21:43:09 +00:00
add-sub-no-carry.s
atomic-fadd-insts.s [AMDGPU] gfx908 atomic fadd and atomic pk_fadd 2019-07-11 00:10:17 +00:00
branch-comment.s [AMDGPU][MC] Corrected parsing of branch offsets 2019-07-19 13:12:47 +00:00
buf-fmt-d16-packed.s
buf-fmt-d16-unpacked.s
buffer_wbinv1l_vol_vi.s
data.s
dl-insts-err.s [AMDGPU] gfx908 dot instruction support 2019-07-11 00:00:27 +00:00
dl-insts.s [AMDGPU] gfx908 target 2019-07-09 18:10:06 +00:00
dpp-err.s [AMDGPU] gfx1010 dpp16 and dpp8 2019-06-12 18:02:41 +00:00
ds-err.s
ds-gfx9.s [AMDGPU][MC][GFX9][GFX10] Corrected number of src operands for ds_[read/write]_addtid_b32 2019-10-11 14:53:26 +00:00
ds.s [AMDGPU][MC] Corrected encoding of src0 for DS_GWS_* instructions 2019-07-15 14:37:57 +00:00
elf-lds-error.s AMDGPU/MC: Add .amdgpu_lds directive 2019-06-25 11:51:35 +00:00
elf-lds.s AMDGPU/MC: Add .amdgpu_lds directive 2019-06-25 11:51:35 +00:00
elf-notes-verify-amdgcn.s
elf-notes-verify-r600.s
exp-err.s
exp-gfx10.s [AMDGPU] gfx1010 exp modifications 2019-05-08 21:23:37 +00:00
exp.s
expressions-gfx9.s [AMDGPU][MC] Corrected handling of relocatable expressions 2019-09-23 15:41:51 +00:00
expressions-gfx10.s [AMDGPU][MC] Corrected handling of relocatable expressions 2019-09-23 15:41:51 +00:00
expressions.s [AMDGPU][MC] Corrected encoding of src0 for DS_GWS_* instructions 2019-07-15 14:37:57 +00:00
flat-gfx9.s [AMDGPU][MC] Corrected parsing of FLAT offset modifier 2019-07-08 14:27:37 +00:00
flat-gfx10.s [AMDGPU][MC] Corrected parsing of FLAT offset modifier 2019-07-08 14:27:37 +00:00
flat-global.s [AMDGPU][MC] Corrected parsing of optional operands 2019-10-11 14:05:09 +00:00
flat-scratch-instructions.s [AMDGPU][MC][GFX10] Corrected definition of FLAT GLOBAL/SCRATCH instructions 2019-10-04 12:10:22 +00:00
flat-scratch.s
flat.s
fma-mix.s
gfx7_asm_all.s [AMDGPU][MC] Corrected encoding of src0 for DS_GWS_* instructions 2019-07-15 14:37:57 +00:00
gfx8_asm_all.s [AMDGPU] Add gfx8 assembler and disassembler test cases 2020-01-12 21:12:48 +00:00
gfx9_asm_all.s [AMDGPU] Add gfx9 assembler and disassembler test cases 2020-01-14 08:20:28 +00:00
gfx9-vop2be-literal.s [AMDGPU] gfx1010 tests. NFC. 2019-05-08 23:31:32 +00:00
gfx10_asm_all.s [AMDGPU] Remove duplicate gfx10 assembler and disassembler tests 2020-01-14 08:20:51 +00:00
gfx10_asm_dpp8.s [AMDGPU][MC][GFX10] Enabled v_movrel*[sdwa|dpp|dpp8] opcodes 2019-11-18 17:23:40 +03:00
gfx10_asm_dpp16.s [AMDGPU][MC][GFX10] Enabled v_movrel*[sdwa|dpp|dpp8] opcodes 2019-11-18 17:23:40 +03:00
gfx10_asm_err.s [AMDGPU][MC][GFX9][GFX10] Corrected number of src operands for ds_[read/write]_addtid_b32 2019-10-11 14:53:26 +00:00
gfx10_asm_mimg_err.s [AMDGPU] gfx1010 MIMG implementation 2019-05-01 16:32:58 +00:00
gfx10_asm_mimg.s [AMDGPU] gfx1010 MIMG implementation 2019-05-01 16:32:58 +00:00
gfx10-constant-bus.s [AMDGPU][MC][GFX10] Corrected constant bus checks to exclude null 2019-09-02 14:19:52 +00:00
gfx10-vop2be-literal.s [AMDGPU] gfx10 tests. NFC. 2019-06-20 16:29:40 +00:00
gfx1011_dlops.s [AMDGPU] gfx1011/gfx1012 targets 2019-06-14 00:33:31 +00:00
gfx1011_err.s [AMDGPU] gfx1011/gfx1012 targets 2019-06-14 00:33:31 +00:00
hsa_code_object_isa_args.s [llvm-readobj] Change -long-option to --long-option in tests. NFC 2019-05-01 05:27:20 +00:00
hsa_isa_version_attrs.s [AMDGPU] gfx1010 wave32 metadata 2019-06-17 16:48:56 +00:00
hsa-diag-v3.s [AMDGPU] gfx1010 wave32 metadata 2019-06-17 16:48:56 +00:00
hsa-exp.s [llvm-readobj] Change -long-option to --long-option in tests. NFC 2019-05-01 05:27:20 +00:00
hsa-gfx10-v3.s [AMDGPU] gfx1010 wave32 metadata 2019-06-17 16:48:56 +00:00
hsa-gfx10.s [AMDGPU] gfx1010 wave32 metadata 2019-06-17 16:48:56 +00:00
hsa-metadata-kernel-args-v3.s
hsa-metadata-kernel-args.s
hsa-metadata-kernel-attrs-v3.s
hsa-metadata-kernel-attrs.s
hsa-metadata-kernel-code-props-v3.s
hsa-metadata-kernel-code-props.s
hsa-metadata-kernel-debug-props.s
hsa-metadata-unknown-key.s
hsa-sgpr-init-bug-v3.s [tests] Add host-byteorder-*-endian; update XFAILs of big-endian triples 2019-05-01 15:36:18 +00:00
hsa-text.s [llvm-readobj] Change -long-option to --long-option in tests. NFC 2019-05-01 05:27:20 +00:00
hsa-v3.s [AMDGPU] Fix bug when calculating user_spgr_count for Code Object V3 assembler 2019-08-28 19:38:15 +00:00
hsa-wave-size.s [AMDGPU] gfx1010 wave32 metadata 2019-06-17 16:48:56 +00:00
hsa.s [AMDGPU] gfx1010 wave32 metadata 2019-06-17 16:48:56 +00:00
invalid-instructions-spellcheck.s [AMDGPU][MC] Enabled expressions for most operands which accept integer values 2019-05-17 13:17:48 +00:00
isa-version-hsa.s
isa-version-pal.s
isa-version-unk.s
labels-branch-gfx9.s [AMDGPU][MC] Enabled labels with s_call_b64 and s_cbranch_i_fork 2019-05-17 14:57:04 +00:00
labels-branch.s
lds_direct-ci.s
lds_direct-err.s
lds_direct-gfx10.s [AMDGPU] gfx10 tests. NFC. 2019-06-20 16:29:40 +00:00
lds_direct.s
lit.local.cfg
literal16-err.s
literal16.s
literals.s [AMDGPU][MC] Added support of SCC, VCCZ and EXECZ operands 2019-06-03 13:51:24 +00:00
literalv216-err.s [AMDGPU] gfx1010 allows VOP3 to have a literal 2019-05-02 04:01:39 +00:00
literalv216.s [AMDGPU] gfx1010 allows VOP3 to have a literal 2019-05-02 04:01:39 +00:00
macro-examples.s
mad-mix.s
mai-err.s [AMDGPU] Check for immediate SrcC in mfma in AsmParser 2019-08-23 22:22:49 +00:00
mai.s [AMDGPU] Check for immediate SrcC in mfma in AsmParser 2019-08-23 22:22:49 +00:00
max-branch-distance.s
mimg-err.s
mimg.s
mtbuf-gfx10.s [AMDGPU] gfx1010 MIMG implementation 2019-05-01 16:32:58 +00:00
mtbuf.s
mubuf-gfx9.s
mubuf-gfx10.s [AMDGPU][MC][GFX6][GFX7][GFX10] Added instructions buffer_atomic_[fcmpswap/fmin/fmax]* 2019-10-11 14:44:51 +00:00
mubuf.s [AMDGPU][MC][GFX6][GFX7][GFX10] Added instructions buffer_atomic_[fcmpswap/fmin/fmax]* 2019-10-11 14:44:51 +00:00
offsetbug_once.s [AMDGPU] Fix for branch offset hardware workaround 2019-06-26 17:34:57 +00:00
offsetbug_one_and_one.s [AMDGPU] Fix for branch offset hardware workaround 2019-06-26 17:34:57 +00:00
offsetbug_twice.s [AMDGPU] Fix for branch offset hardware workaround 2019-06-26 17:34:57 +00:00
out-of-range-registers.s [AMDGPU] gfx1010 SOP instructions 2019-04-24 20:44:34 +00:00
pal-msgpack.s [llvm-readobj] Change -long-option to --long-option in tests. NFC 2019-05-01 05:27:20 +00:00
pal.s [llvm-readobj] Change -long-option to --long-option in tests. NFC 2019-05-01 05:27:20 +00:00
reg-syntax-err.s [AMDGPU][MC] Corrected parsing of registers 2019-09-27 15:41:31 +00:00
reg-syntax-extra.s [AMDGPU][MC][GFX10] Enabled null with 64-bit operands 2019-09-02 13:42:25 +00:00
reloc.s [AMDGPU] gfx1010 allows VOP3 to have a literal 2019-05-02 04:01:39 +00:00
s_endpgm.s AMDGPU: Fix printing trailing whitespace after s_endpgm 2019-06-14 13:26:29 +00:00
smem-err.s
smem.s [AMDGPU] gfx1011/gfx1012 targets 2019-06-14 00:33:31 +00:00
smrd-err.s
smrd.s
sop1-err.s [AMDGPU][MC] Corrected parsing of registers 2019-04-17 14:44:01 +00:00
sop1.s [AMDGPU][MC][GFX10] Enabled null for 64-bit dst operands 2019-10-11 14:35:11 +00:00
sop2-err.s
sop2.s [AMDGPU][MC][GFX10] Enabled null for 64-bit dst operands 2019-10-11 14:35:11 +00:00
sopc-err.s
sopc.s [AMDGPU] gfx1010 SOP instructions 2019-04-24 20:44:34 +00:00
sopk-err.s [AMDGPU][MC] Enabled constant expressions as operands of s_getreg/s_setreg 2019-06-13 12:46:37 +00:00
sopk.s [AMDGPU][MC][GFX10] Enabled null for 64-bit dst operands 2019-10-11 14:35:11 +00:00
sopp-err.s [AMDGPU][MC] Corrected parsing of branch offsets 2019-07-19 13:12:47 +00:00
sopp-gfx9.s [AMDGPU][MC][GFX9][GFX10] Added support of GET_DOORBELL message 2019-07-15 15:12:16 +00:00
sopp-gfx10.s [AMDGPU][MC][GFX9][GFX10] Added support of GET_DOORBELL message 2019-07-15 15:12:16 +00:00
sopp.s [AMDGPU][MC] Corrected parsing of branch offsets 2019-07-19 13:12:47 +00:00
spurious-pal-metadata.s
sym_kernel_scope.s
sym_option.s
trap.s
vcmpx-gfx10.s [AMDGPU] gfx1010 tests. NFC. 2019-05-08 23:31:32 +00:00
vintrp-err.s
vintrp.s
vop1-gfx9-err.s
vop1-gfx9.s
vop1.s [AMDGPU][MC] Corrected src0 for v_movrelsd_b32 and v_movrelsd_2_b32 2019-11-08 16:38:56 +03:00
vop2-err.s [AMDGPU] gfx1010 allows VOP3 to have a literal 2019-05-02 04:01:39 +00:00
vop2.s
vop3-convert.s
vop3-errs.s [AMDGPU][MC] Corrected parsing of NAME:VALUE modifiers 2019-05-17 16:04:17 +00:00
vop3-gfx9.s [AMDGPU][GFX8][GFX9] Corrected predicate of v_*_co_u32 aliases 2019-05-14 19:16:24 +00:00
vop3-literal.s [AMDGPU][MC][GFX10] Corrected constant bus limit for 64-bit shift instructions 2019-09-02 12:50:05 +00:00
vop3-modifiers-err.s [AMDGPU][MC] Corrected parsing of SP3 'neg' modifier 2019-04-22 14:35:47 +00:00
vop3-modifiers.s
vop3-vop1-nosrc.s
vop3.s AMDGPU: Partially directly select llvm.amdgcn.interp.p1.f16 2020-01-15 08:58:58 -05:00
vop3p-err.s [AMDGPU][MC] Corrected parsing of op_sel* and neg_* modifiers 2019-05-22 13:59:01 +00:00
vop3p.s
vop_dpp_expr.s
vop_dpp.s
vop_sdwa.s [AMDGPU][MC][GFX9] Corrected parsing of v_cndmask_b32_sdwa 2019-10-18 13:31:53 +00:00
vop-err.s
vopc-errs.s
vopc-vi.s
vopc.s
wave32.s [AMDGPU][MC][GFX10] Added sdwa/dpp versions of v_cndmask_b32 2019-10-18 14:49:53 +00:00
wave_any.s [AMDGPU][MC][GFX10] Enabled GFX10 assembly with arbitrary wavesize assumed by the code 2019-07-24 16:50:17 +00:00
xdl-insts-err.s [AMDGPU] gfx908 dot instruction support 2019-07-11 00:00:27 +00:00
xdl-insts-gfx908.s [AMDGPU] gfx908 dot instruction support 2019-07-11 00:00:27 +00:00
xdl-insts-gfx1011-gfx1012.s [AMDGPU] gfx1011/gfx1012 targets 2019-06-14 00:33:31 +00:00
xnack-mask.s [AMDGPU] gfx1010 tests. NFC. 2019-05-08 23:31:32 +00:00