1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2024-10-21 12:02:58 +02:00
llvm-mirror/test/CodeGen
2016-04-13 20:40:43 +00:00
..
AArch64 [AArch64] Disable LDP/STP for quads 2016-04-13 18:31:45 +00:00
AMDGPU [AMDGPU][llvm-mc] Support of Trap Handler registers (TTMP0..11 and TBA/TMA)git status 2016-04-13 16:18:41 +00:00
ARM Recommit r265547, and r265610,r265639,r265657 on top of it, plus 2016-04-13 03:08:27 +00:00
BPF
CPP
Generic Add missing test for the "Don't delete empty preheaders" added in r265397 2016-04-05 14:21:32 +00:00
Hexagon Revert r265817 2016-04-08 18:15:37 +00:00
Inputs
Lanai [lanai] LanaiSetflagAluCombiner more conservative 2016-04-05 16:18:13 +00:00
Mips [mips] Fix emitAtomicCmpSwapPartword to handle 64 bit pointers correctly 2016-04-13 16:02:25 +00:00
MIR CodeGen: Clear the MFI's save and restore point after PrologEpilogInserter 2016-04-12 23:21:53 +00:00
MSP430
NVPTX [NVPTX] Handle ldg created from sign-/zero-extended load 2016-04-05 12:38:01 +00:00
PowerPC [PPC64] Mark CR0 Live if PPCInstrInfo::optimizeCompareInstr Creates a Use of CR0 2016-04-12 03:10:52 +00:00
SPARC
SystemZ [SystemZ] Support conditional indirect sibling calls via BCR 2016-04-11 12:12:32 +00:00
Thumb Revert r265817 2016-04-08 18:15:37 +00:00
Thumb2 ARM: use r7 as the frame-pointer on all MachO targets. 2016-04-11 22:27:40 +00:00
WebAssembly [WebAssembly] Fix debug info in reg-stackify.ll test 2016-04-12 20:12:05 +00:00
WinEH
X86 [x86] add tests to show potential BMI optimization 2016-04-13 20:40:43 +00:00
XCore