| .. |
|
AsmParser
|
[Hexagon] Using multiply instead of shift on signed number which can be UB
|
2015-12-04 15:48:45 +00:00 |
|
Disassembler
|
[Hexagon] Use array_lengthof and const correct and type correct the array and array size. NFC
|
2015-12-01 06:13:08 +00:00 |
|
MCTargetDesc
|
[Hexagon] Adding shuffling resources for HVX instructions and tests for instruction encodings.
|
2015-12-03 21:44:28 +00:00 |
|
TargetInfo
|
|
|
|
BitTracker.cpp
|
ADT: Remove last implicit ilist iterator conversions, NFC
|
2015-11-07 00:01:16 +00:00 |
|
BitTracker.h
|
|
|
|
CMakeLists.txt
|
[Hexagon] Enabling ASM parsing on Hexagon backend and adding instruction parsing tests. General updating of the code emission.
|
2015-11-09 04:07:48 +00:00 |
|
Hexagon.h
|
[Hexagon] Improve lowering of instructions to the MC layer
|
2015-12-02 23:08:29 +00:00 |
|
Hexagon.td
|
[Hexagon] Hexagon V60 HVX intrinsic defintions
|
2015-11-26 16:54:33 +00:00 |
|
HexagonAsmPrinter.cpp
|
[Hexagon] NFC Using canonicalizePacket to compound/duplex/pad packets rather than doing it separately. This also ensures the integrated assembler path matches the assembly parser path.
|
2015-12-03 16:37:21 +00:00 |
|
HexagonAsmPrinter.h
|
|
|
|
HexagonBitSimplify.cpp
|
[Hexagon] Bit-based instruction simplification
|
2015-10-20 22:57:13 +00:00 |
|
HexagonBitTracker.cpp
|
[Hexagon] HVX vector register classes and more isel patterns
|
2015-11-26 04:33:11 +00:00 |
|
HexagonBitTracker.h
|
|
|
|
HexagonCallingConv.td
|
|
|
|
HexagonCFGOptimizer.cpp
|
Replace all weight-based interfaces in MBB with probability-based interfaces, and update all uses of old interfaces.
|
2015-12-01 05:29:22 +00:00 |
|
HexagonCommonGEP.cpp
|
Hexagon: Remove implicit ilist iterator conversions, NFC
|
2015-10-20 00:46:39 +00:00 |
|
HexagonCopyToCombine.cpp
|
|
|
|
HexagonEarlyIfConv.cpp
|
Hexagon: Remove implicit ilist iterator conversions, NFC
|
2015-10-20 00:46:39 +00:00 |
|
HexagonExpandCondsets.cpp
|
|
|
|
HexagonExpandPredSpillCode.cpp
|
Hexagon: Remove implicit ilist iterator conversions, NFC
|
2015-10-20 00:46:39 +00:00 |
|
HexagonFixupHwLoops.cpp
|
|
|
|
HexagonFrameLowering.cpp
|
Hexagon: Remove implicit ilist iterator conversions, NFC
|
2015-10-20 00:46:39 +00:00 |
|
HexagonFrameLowering.h
|
Add missing override noticed by Clang's -Winconsistent-missing-override.
|
2015-10-19 18:41:23 +00:00 |
|
HexagonGenExtract.cpp
|
Hexagon: Remove implicit ilist iterator conversions, NFC
|
2015-10-20 00:46:39 +00:00 |
|
HexagonGenInsert.cpp
|
[Hexagon] Fix the return value from HexagonGenInsert::runOnMachineFunction
|
2015-11-20 20:46:23 +00:00 |
|
HexagonGenMux.cpp
|
|
|
|
HexagonGenPredicate.cpp
|
|
|
|
HexagonHardwareLoops.cpp
|
Hexagon: Remove implicit ilist iterator conversions, NFC
|
2015-10-20 00:46:39 +00:00 |
|
HexagonInstrAlias.td
|
[Hexagon] Adding instruction aliases and tests.
|
2015-11-10 01:58:26 +00:00 |
|
HexagonInstrEnc.td
|
[Hexagon] Adding skeleton of HVX extension instructions.
|
2015-10-17 01:33:04 +00:00 |
|
HexagonInstrFormats.td
|
[Hexagon] Remove the remnants of isConstExtProfitable
|
2015-10-20 19:04:53 +00:00 |
|
HexagonInstrFormatsV4.td
|
[Hexagon] Update instruction formats
|
2015-11-23 14:09:26 +00:00 |
|
HexagonInstrFormatsV60.td
|
[Hexagon] Update instruction formats
|
2015-11-23 14:09:26 +00:00 |
|
HexagonInstrInfo.cpp
|
[Hexagon] Hexagon V60 HVX intrinsic defintions
|
2015-11-26 16:54:33 +00:00 |
|
HexagonInstrInfo.h
|
[Hexagon] Bring HexagonInstrInfo up to date
|
2015-11-24 14:55:26 +00:00 |
|
HexagonInstrInfo.td
|
[Hexagon] Adding instruction aliases and tests.
|
2015-11-10 01:58:26 +00:00 |
|
HexagonInstrInfoV3.td
|
|
|
|
HexagonInstrInfoV4.td
|
[Hexagon] Remove TFRI_V4 instruction, use existing A2_tfrsi instead
|
2015-12-02 19:44:35 +00:00 |
|
HexagonInstrInfoV5.td
|
[Hexagon] Treat transfers of FP immediates are pseudo instructions
|
2015-11-25 21:40:03 +00:00 |
|
HexagonInstrInfoV60.td
|
[Hexagon] Implement CONCAT_VECTORS for HVX using V6_vcombine
|
2015-12-03 16:47:20 +00:00 |
|
HexagonInstrInfoVector.td
|
[Hexagon] Hexagon V60 HVX intrinsic defintions
|
2015-11-26 16:54:33 +00:00 |
|
HexagonIntrinsics.td
|
[Hexagon] Hexagon V60 HVX intrinsic defintions
|
2015-11-26 16:54:33 +00:00 |
|
HexagonIntrinsicsDerived.td
|
|
|
|
HexagonIntrinsicsV3.td
|
|
|
|
HexagonIntrinsicsV4.td
|
|
|
|
HexagonIntrinsicsV5.td
|
|
|
|
HexagonIntrinsicsV60.td
|
[Hexagon] Hexagon V60 HVX intrinsic defintions
|
2015-11-26 16:54:33 +00:00 |
|
HexagonISelDAGToDAG.cpp
|
[Hexagon] Lowering of V60/HVX vector types
|
2015-11-26 18:38:27 +00:00 |
|
HexagonISelLowering.cpp
|
[Hexagon] Simplify LowerCONCAT_VECTORS, handle different types better
|
2015-12-04 16:18:15 +00:00 |
|
HexagonISelLowering.h
|
[Hexagon] Implement CONCAT_VECTORS for HVX using V6_vcombine
|
2015-12-03 16:47:20 +00:00 |
|
HexagonIsetDx.td
|
|
|
|
HexagonMachineFunctionInfo.cpp
|
|
|
|
HexagonMachineFunctionInfo.h
|
|
|
|
HexagonMachineScheduler.cpp
|
Make MachineScheduler debug output less confusing.
|
2015-09-18 18:52:20 +00:00 |
|
HexagonMachineScheduler.h
|
|
|
|
HexagonMCInstLower.cpp
|
[Hexagon] Improve lowering of instructions to the MC layer
|
2015-12-02 23:08:29 +00:00 |
|
HexagonNewValueJump.cpp
|
[Hexagon] Bring HexagonInstrInfo up to date
|
2015-11-24 14:55:26 +00:00 |
|
HexagonOperands.td
|
[Hexagon] Enabling ASM parsing on Hexagon backend and adding instruction parsing tests. General updating of the code emission.
|
2015-11-09 04:07:48 +00:00 |
|
HexagonOptimizeSZextends.cpp
|
Hexagon: Remove implicit ilist iterator conversions, NFC
|
2015-10-20 00:46:39 +00:00 |
|
HexagonPeephole.cpp
|
[Hexagon] Use symbolic name for subregister instead of hardcoded number
|
2015-10-20 19:26:36 +00:00 |
|
HexagonRegisterInfo.cpp
|
[Hexagon] Fix debug information for local objects
|
2015-10-19 18:30:27 +00:00 |
|
HexagonRegisterInfo.h
|
|
|
|
HexagonRegisterInfo.td
|
[Hexagon] HVX vector register classes and more isel patterns
|
2015-11-26 04:33:11 +00:00 |
|
HexagonSchedule.td
|
[Hexagon] Update instruction formats
|
2015-11-23 14:09:26 +00:00 |
|
HexagonScheduleV4.td
|
[Hexagon] Bring HexagonInstrInfo up to date
|
2015-11-24 14:55:26 +00:00 |
|
HexagonScheduleV55.td
|
[Hexagon] Adding skeleton of HVX extension instructions.
|
2015-10-17 01:33:04 +00:00 |
|
HexagonScheduleV60.td
|
Hexagon V60/HVX DFA scheduler support
|
2015-11-21 20:00:45 +00:00 |
|
HexagonSelectCCInfo.td
|
|
|
|
HexagonSelectionDAGInfo.cpp
|
|
|
|
HexagonSelectionDAGInfo.h
|
|
|
|
HexagonSplitConst32AndConst64.cpp
|
Hexagon: Remove implicit ilist iterator conversions, NFC
|
2015-10-20 00:46:39 +00:00 |
|
HexagonSplitDouble.cpp
|
[Hexagon] Split double registers
|
2015-10-16 20:38:54 +00:00 |
|
HexagonStoreWidening.cpp
|
[Hexagon] Merge adjacent stores
|
2015-10-16 19:43:56 +00:00 |
|
HexagonSubtarget.cpp
|
Add hexagonv55 and hexagonv60 as recognized CPUs, make v60 the default
|
2015-11-25 20:30:59 +00:00 |
|
HexagonSubtarget.h
|
Add hexagonv55 and hexagonv60 as recognized CPUs, make v60 the default
|
2015-11-25 20:30:59 +00:00 |
|
HexagonTargetMachine.cpp
|
[Hexagon] Bit-based instruction simplification
|
2015-10-20 22:57:13 +00:00 |
|
HexagonTargetMachine.h
|
|
|
|
HexagonTargetObjectFile.cpp
|
Stop producing .data.rel sections.
|
2015-11-18 06:02:15 +00:00 |
|
HexagonTargetObjectFile.h
|
|
|
|
HexagonTargetStreamer.h
|
|
|
|
HexagonTargetTransformInfo.cpp
|
|
|
|
HexagonTargetTransformInfo.h
|
constify the Function parameter to the TTI creation callback and
|
2015-09-16 23:38:13 +00:00 |
|
HexagonVLIWPacketizer.cpp
|
[Hexagon] Bring HexagonInstrInfo up to date
|
2015-11-24 14:55:26 +00:00 |
|
LLVMBuild.txt
|
[Hexagon] Adding LLVMBuild.txt reference to HexagonAsmParser.
|
2015-11-09 04:31:02 +00:00 |
|
Makefile
|
[Hexagon] Removing extra gen line.
|
2015-11-09 05:31:39 +00:00 |
