| .. |
|
regression
|
[AMDGPU] Assembler: fix row_bcast parsing
|
2016-07-14 14:50:35 +00:00 |
|
buffer_wbinv1l_vol_vi.s
|
[AMDGPU] Fix missing assembler predicates.
|
2016-03-23 04:27:26 +00:00 |
|
ds-err.s
|
[AMDGPU] Assembler: rework parsing of optional operands.
|
2016-05-24 12:38:33 +00:00 |
|
ds.s
|
[AMDGPU] refactor DS instruction definitions. NFC.
|
2016-08-01 14:21:30 +00:00 |
|
expressions.s
|
AMDGPU/SI: Correctly encode constant expressions
|
2016-06-15 03:09:39 +00:00 |
|
flat-scratch.s
|
[AMDGPU] Assembler: refactor parsing of modifiers and immediates. Allow modifiers for imms.
|
2016-05-23 09:59:02 +00:00 |
|
flat.s
|
[TableGen] AsmMatcher: Skip optional operands in the midle of instruction if it is not present
|
2016-03-01 08:34:43 +00:00 |
|
hsa_code_object_isa_noargs.s
|
|
|
|
hsa-exp.s
|
[AMDGPU] Enable absolute expression initializer for amd_kernel_code_t fields.
|
2016-06-23 14:13:06 +00:00 |
|
hsa-text.s
|
AMDGPU/SI: Add support for AMD code object version 2.
|
2016-05-05 17:03:33 +00:00 |
|
hsa.s
|
AMDGPU/SI: Add support for AMD code object version 2.
|
2016-05-05 17:03:33 +00:00 |
|
labels-branch.s
|
[AMDGPU][llvm-mc] Quickfix for r272748 to enable labels in branch instructions.
|
2016-07-11 12:07:18 +00:00 |
|
lit.local.cfg
|
|
|
|
macro-examples.s
|
[test/AMDGPU] Square-braced-syntax for registers: add macro test/example.
|
2016-06-03 14:41:17 +00:00 |
|
mimg.s
|
AMDGPU/SI: add llvm.amdgcn.image.atomic.* intrinsics
|
2016-03-04 10:39:50 +00:00 |
|
mubuf.s
|
[AMDGPU][llvm-mc] Fixes to support buffer atomics.
|
2016-05-19 12:22:39 +00:00 |
|
out-of-range-registers.s
|
[AMDGPU] Assembler: refactor parsing of modifiers and immediates. Allow modifiers for imms.
|
2016-05-23 09:59:02 +00:00 |
|
reg-syntax-extra.s
|
[AMDGPU][llvm-mc] Square-braced-syntax for registers - make ":expr2" optional.
|
2016-05-27 12:50:13 +00:00 |
|
reloc.s
|
AMDGPU/SI: Add support for R_AMDGPU_ABS32
|
2016-07-21 15:29:19 +00:00 |
|
smem.s
|
[AMDGPU] Assembler: SOP* instruction fixes
|
2016-03-14 11:17:19 +00:00 |
|
smrd-err.s
|
[AMDGPU] Assembler: refactor parsing of modifiers and immediates. Allow modifiers for imms.
|
2016-05-23 09:59:02 +00:00 |
|
smrd.s
|
[AMDGPU] Assembler: refactor parsing of modifiers and immediates. Allow modifiers for imms.
|
2016-05-23 09:59:02 +00:00 |
|
sop1-err.s
|
[AMDGPU] Assembler: refactor parsing of modifiers and immediates. Allow modifiers for imms.
|
2016-05-23 09:59:02 +00:00 |
|
sop1.s
|
[AMDGPU] Assembler: refactor parsing of modifiers and immediates. Allow modifiers for imms.
|
2016-05-23 09:59:02 +00:00 |
|
sop2.s
|
[AMDGPU] Assembler: refactor parsing of modifiers and immediates. Allow modifiers for imms.
|
2016-05-23 09:59:02 +00:00 |
|
sopc.s
|
[AMDGPU] Assembler: Update SOP* tests
|
2016-03-15 07:44:57 +00:00 |
|
sopk-err.s
|
[AMDGPU][llvm-mc] s_getreg/setreg* - Support symbolic names of hardware registers.
|
2016-04-27 15:17:03 +00:00 |
|
sopk.s
|
[AMDGPU][llvm-mc] s_getreg/setreg* - Support symbolic names of hardware registers.
|
2016-04-27 15:17:03 +00:00 |
|
sopp-err.s
|
[AMDGPU][llvm-mc] s_getreg/setreg* - hwreg - factor out strings/literals etc.
|
2016-05-26 17:00:33 +00:00 |
|
sopp.s
|
[AMDGPU][llvm-mc] Add support for sendmsg(...) syntax.
|
2016-05-06 17:48:48 +00:00 |
|
symbol_special.s
|
[AMDGPU][llvm-mc] Predefined symbols to access -mcpu from the assembly source (.option.machine_version...)
|
2016-06-14 15:03:59 +00:00 |
|
trap.s
|
[AMDGPU][llvm-mc] Fixes to support buffer atomics.
|
2016-05-19 12:22:39 +00:00 |
|
vop1.s
|
[AMDGPU] Assembler: regression tests for bug 28413. NFC
|
2016-07-06 12:52:20 +00:00 |
|
vop2-err.s
|
[AMDGPU][llvm-mc] v_cndmask_b32: src2 is mandatory; do not enforce VOP2 when src2 == VCC.
|
2016-06-06 15:23:43 +00:00 |
|
vop2.s
|
[AMDGPU] Assembler: Fix parsing error with floating-point literals passed to integer instructions
|
2016-07-05 14:01:11 +00:00 |
|
vop3-errs.s
|
[AMDGPU][llvm-mc] Support for 32-bit inline literals
|
2016-02-22 19:17:56 +00:00 |
|
vop3-vop1-nosrc.s
|
AMDGPU/SI: Add 64-bit versions of v_nop and v_clrexcp
|
2015-10-06 15:57:53 +00:00 |
|
vop3.s
|
[AMDGPU][llvm-mc] v_cndmask_b32: src2 is mandatory; do not enforce VOP2 when src2 == VCC.
|
2016-06-06 15:23:43 +00:00 |
|
vop_dpp.s
|
[AMDGPU] AsmParser: disable DPP for unsupported instructions. New dpp tests. Fix v_nop_dpp.
|
2016-04-06 13:29:59 +00:00 |
|
vop_sdwa.s
|
[AMDGPU] Assembler: support SDWA for VOPC instructions
|
2016-07-01 09:59:21 +00:00 |
|
vopc-errs.s
|
AMDGPU/SI: Use InstAlias instead of MnemonicAlias for VOPC instructions
|
2015-08-07 22:00:56 +00:00 |
|
vopc.s
|
AMDGPU/SI: Use InstAlias instead of MnemonicAlias for VOPC instructions
|
2015-08-07 22:00:56 +00:00 |
