.. |
intrinsics
|
[Hexagon] Add support for __builtin_prefetch
|
2016-02-18 13:58:38 +00:00 |
vect
|
[Hexagon] Split double registers
|
2015-10-16 20:38:54 +00:00 |
absaddr-store.ll
|
[Hexagon] Enabling ASM parsing on Hexagon backend and adding instruction parsing tests. General updating of the code emission.
|
2015-11-09 04:07:48 +00:00 |
absimm.ll
|
[Hexagon] Fixing store instructions and reenabling a few more tests.
|
2015-11-10 00:22:00 +00:00 |
adde.ll
|
[Hexagon] Preprocess mapped instructions before lowering to MC
|
2015-12-15 17:05:45 +00:00 |
addh-sext-trunc.ll
|
|
|
addh-shifted.ll
|
|
|
addh.ll
|
|
|
addrmode-indoff.ll
|
|
|
alu64.ll
|
[Hexagon] Preprocess mapped instructions before lowering to MC
|
2015-12-15 17:05:45 +00:00 |
always-ext.ll
|
[Hexagon] Fixing load instruction parsing and reenabling tests.
|
2015-11-10 00:02:27 +00:00 |
args.ll
|
|
|
ashift-left-right.ll
|
|
|
Atomics.ll
|
|
|
avoid-predspill-calleesaved.ll
|
[Hexagon] Optimize stack slot spills
|
2016-02-12 22:53:35 +00:00 |
avoid-predspill.ll
|
[Hexagon] Optimize stack slot spills
|
2016-02-12 22:53:35 +00:00 |
barrier-flag.ll
|
|
|
base-offset-addr.ll
|
|
|
base-offset-post.ll
|
|
|
bit-eval.ll
|
[Hexagon] Preprocess mapped instructions before lowering to MC
|
2015-12-15 17:05:45 +00:00 |
bit-extractu-half.ll
|
[Hexagon] Use S2_lsr_i_r instead of S2_extractu to obtain upper halfword
|
2016-01-14 21:59:22 +00:00 |
bit-loop.ll
|
[Hexagon] Bit-based instruction simplification
|
2015-10-20 22:57:13 +00:00 |
bit-phi.ll
|
[Hexagon] Do not insert non-phis before phis in bit simplification
|
2016-01-13 15:48:18 +00:00 |
block-addr.ll
|
|
|
branch-non-mbb.ll
|
[Hexagon] Handle branches with non-mbb operands
|
2016-01-14 15:05:27 +00:00 |
BranchPredict.ll
|
|
|
brev_ld.ll
|
[Hexagon] Eliminate pseudo instructions for circ/brev loads and stores
|
2016-02-12 17:01:51 +00:00 |
brev_st.ll
|
[Hexagon] Eliminate pseudo instructions for circ/brev loads and stores
|
2016-02-12 17:01:51 +00:00 |
bugAsmHWloop.ll
|
|
|
builtin-prefetch-offset.ll
|
[Hexagon] Add support for __builtin_prefetch
|
2016-02-18 13:58:38 +00:00 |
builtin-prefetch.ll
|
[Hexagon] Add support for __builtin_prefetch
|
2016-02-18 13:58:38 +00:00 |
calling-conv-2.ll
|
|
|
cext-check.ll
|
|
|
cext-valid-packet1.ll
|
|
|
cext-valid-packet2.ll
|
|
|
cext.ll
|
|
|
cexti16.ll
|
|
|
cfi-late.ll
|
DI: Reverse direction of subprogram -> function edge.
|
2015-11-05 22:03:56 +00:00 |
checktabs.ll
|
|
|
circ_ld.ll
|
[Hexagon] Eliminate pseudo instructions for circ/brev loads and stores
|
2016-02-12 17:01:51 +00:00 |
circ_ldd_bug.ll
|
|
|
circ_ldw.ll
|
|
|
circ_st.ll
|
[Hexagon] Eliminate pseudo instructions for circ/brev loads and stores
|
2016-02-12 17:01:51 +00:00 |
clr_set_toggle.ll
|
[Hexagon] Bit-based instruction simplification
|
2015-10-20 22:57:13 +00:00 |
cmp_pred2.ll
|
|
|
cmp_pred_reg.ll
|
|
|
cmp_pred.ll
|
|
|
cmp-extend.ll
|
|
|
cmp-promote.ll
|
|
|
cmp-to-genreg.ll
|
|
|
cmp-to-predreg.ll
|
|
|
cmp.ll
|
|
|
cmpb_pred.ll
|
|
|
cmpb-eq.ll
|
|
|
combine_ir.ll
|
[Hexagon] Split double registers
|
2015-10-16 20:38:54 +00:00 |
combine.ll
|
[Hexagon] Split double registers
|
2015-10-16 20:38:54 +00:00 |
common-gep-basic.ll
|
|
|
common-gep-icm.ll
|
|
|
compound.ll
|
[Hexagon] Fixing compound register printing and reenabling more tests.
|
2015-11-10 00:51:56 +00:00 |
const64.ll
|
[Hexagon] Generate CONST64 when optimizing for size in copy-to-combine
|
2016-01-15 14:08:31 +00:00 |
convertdptoint.ll
|
|
|
convertdptoll.ll
|
|
|
convertsptoint.ll
|
|
|
convertsptoll.ll
|
|
|
ctlz-cttz-ctpop.ll
|
|
|
ctor.ll
|
|
|
dadd.ll
|
|
|
dmul.ll
|
|
|
double.ll
|
|
|
doubleconvert-ieee-rnd-near.ll
|
|
|
dsub.ll
|
|
|
dualstore.ll
|
|
|
duplex.ll
|
|
|
early-if-conversion-bug1.ll
|
|
|
early-if-phi-i1.ll
|
|
|
early-if-spare.ll
|
|
|
early-if.ll
|
|
|
eh_return.ll
|
|
|
eliminate-pred-spill.ll
|
[Hexagon] Optimize stack slot spills
|
2016-02-12 22:53:35 +00:00 |
expand-condsets-basic.ll
|
|
|
expand-condsets-rm-segment.ll
|
|
|
expand-condsets-undef.ll
|
|
|
extload-combine.ll
|
[Hexagon] Split double registers
|
2015-10-16 20:38:54 +00:00 |
extract-basic.ll
|
|
|
fadd.ll
|
|
|
fcmp.ll
|
|
|
float.ll
|
|
|
floatconvert-ieee-rnd-near.ll
|
|
|
fmul.ll
|
|
|
frame.ll
|
|
|
fsub.ll
|
|
|
fusedandshift.ll
|
|
|
gp-plus-offset-load.ll
|
[Hexagon] Missed testcase update in r260895
|
2016-02-15 16:15:02 +00:00 |
gp-plus-offset-store.ll
|
|
|
gp-rel.ll
|
|
|
hwloop1.ll
|
|
|
hwloop2.ll
|
|
|
hwloop3.ll
|
|
|
hwloop4.ll
|
|
|
hwloop5.ll
|
|
|
hwloop-cleanup.ll
|
|
|
hwloop-const.ll
|
|
|
hwloop-crit-edge.ll
|
|
|
hwloop-dbg.ll
|
DI: Reverse direction of subprogram -> function edge.
|
2015-11-05 22:03:56 +00:00 |
hwloop-le.ll
|
|
|
hwloop-loop1.ll
|
|
|
hwloop-lt1.ll
|
|
|
hwloop-lt.ll
|
|
|
hwloop-missed.ll
|
|
|
hwloop-ne.ll
|
|
|
hwloop-ph-deadcode.ll
|
|
|
hwloop-pos-ivbump1.ll
|
|
|
hwloop-preheader.ll
|
|
|
hwloop-range.ll
|
|
|
hwloop-recursion.ll
|
|
|
hwloop-wrap2.ll
|
|
|
hwloop-wrap.ll
|
|
|
i1_VarArg.ll
|
Add hexagonv55 and hexagonv60 as recognized CPUs, make v60 the default
|
2015-11-25 20:30:59 +00:00 |
i8_VarArg.ll
|
Add hexagonv55 and hexagonv60 as recognized CPUs, make v60 the default
|
2015-11-25 20:30:59 +00:00 |
i16_VarArg.ll
|
Add hexagonv55 and hexagonv60 as recognized CPUs, make v60 the default
|
2015-11-25 20:30:59 +00:00 |
idxload-with-zero-offset.ll
|
|
|
ifcvt-diamond-bad.ll
|
Proper handling of diamond-like cases in if-conversion
|
2016-01-20 13:14:52 +00:00 |
ifcvt-edge-weight.ll
|
Replace all weight-based interfaces in MBB with probability-based interfaces, and update all uses of old interfaces.
|
2015-12-01 05:29:22 +00:00 |
indirect-br.ll
|
|
|
insert4.ll
|
[Hexagon] Expand pseudo instruction Insert4
|
2016-01-14 15:37:16 +00:00 |
insert-basic.ll
|
|
|
lit.local.cfg
|
|
|
loadi1-G0.ll
|
|
|
loadi1-v4-G0.ll
|
|
|
loadi1-v4.ll
|
|
|
loadi1.ll
|
|
|
macint.ll
|
|
|
maxd.ll
|
|
|
maxh.ll
|
|
|
maxud.ll
|
|
|
maxuw.ll
|
|
|
maxw.ll
|
|
|
mem-fi-add.ll
|
Revert "Change memcpy/memset/memmove to have dest and source alignments."
|
2015-11-19 05:56:52 +00:00 |
memcpy-likely-aligned.ll
|
[Hexagon] Make memcpy lowering thread-safe
|
2015-12-16 17:29:37 +00:00 |
memops1.ll
|
|
|
memops2.ll
|
|
|
memops3.ll
|
|
|
memops.ll
|
|
|
mind.ll
|
|
|
minu-zext-8.ll
|
|
|
minu-zext-16.ll
|
|
|
minud.ll
|
|
|
minuw.ll
|
|
|
minw.ll
|
|
|
misaligned-access.ll
|
|
|
mpy.ll
|
|
|
mux-basic.ll
|
|
|
newvaluejump2.ll
|
|
|
newvaluejump.ll
|
|
|
newvaluestore.ll
|
|
|
NVJumpCmp.ll
|
[Hexagon] Add NewValueJump support for C4_cmpneq, C4_cmplte, C4_cmplteu
|
2015-12-08 16:28:32 +00:00 |
opt-fabs.ll
|
[Hexagon] Bit-based instruction simplification
|
2015-10-20 22:57:13 +00:00 |
opt-fneg.ll
|
|
|
packetize_cond_inst.ll
|
|
|
pic-jumptables.ll
|
[Hexagon] Add PIC support
|
2015-12-18 20:19:30 +00:00 |
pic-simple.ll
|
[Hexagon] Add PIC support
|
2015-12-18 20:19:30 +00:00 |
pic-static.ll
|
[Hexagon] Add PIC support
|
2015-12-18 20:19:30 +00:00 |
postinc-load.ll
|
|
|
postinc-offset.ll
|
[Hexagon] Implement RDF-based post-RA optimizations
|
2016-01-12 19:09:01 +00:00 |
postinc-store.ll
|
|
|
pred-absolute-store.ll
|
|
|
pred-gp.ll
|
|
|
pred-instrs.ll
|
|
|
predicate-copy.ll
|
|
|
predicate-logical.ll
|
|
|
predicate-rcmp.ll
|
|
|
rdf-copy.ll
|
[Hexagon] Implement RDF-based post-RA optimizations
|
2016-01-12 19:09:01 +00:00 |
rdf-dead-loop.ll
|
[Hexagon] Implement RDF-based post-RA optimizations
|
2016-01-12 19:09:01 +00:00 |
reg-scavengebug-3.ll
|
[Hexagon] Optimize stack slot spills
|
2016-02-12 22:53:35 +00:00 |
relax.ll
|
[Hexagon] Delay emission of CFI instructions
|
2015-10-19 17:46:01 +00:00 |
remove_lsr.ll
|
|
|
remove-endloop.ll
|
|
|
sdr-basic.ll
|
[Hexagon] Split double registers
|
2015-10-16 20:38:54 +00:00 |
sdr-shr32.ll
|
[Hexagon] Split double registers
|
2015-10-16 20:38:54 +00:00 |
shrink-frame-basic.ll
|
|
|
signed_immediates.ll
|
|
|
simple_addend.ll
|
[Hexagon] Delay emission of CFI instructions
|
2015-10-19 17:46:01 +00:00 |
simpletailcall.ll
|
|
|
split-const32-const64.ll
|
|
|
stack-align1.ll
|
|
|
stack-align2.ll
|
|
|
stack-alloca1.ll
|
|
|
stack-alloca2.ll
|
|
|
static.ll
|
[Hexagon] Fixing load instruction parsing and reenabling tests.
|
2015-11-10 00:02:27 +00:00 |
store-widen-aliased-load.ll
|
|
|
store-widen-negv2.ll
|
|
|
store-widen-negv.ll
|
|
|
store-widen.ll
|
|
|
struct_args_large.ll
|
The canonical way to XFAIL a test for all targets is XFAIL: *, not XFAIL:
|
2016-02-04 16:21:38 +00:00 |
struct_args.ll
|
[Hexagon] Split double registers
|
2015-10-16 20:38:54 +00:00 |
sube.ll
|
[Hexagon] Preprocess mapped instructions before lowering to MC
|
2015-12-15 17:05:45 +00:00 |
tail-call-mem-intrinsics.ll
|
Revert "Change memcpy/memset/memmove to have dest and source alignments."
|
2015-11-19 05:56:52 +00:00 |
tail-call-trunc.ll
|
|
|
tail-dup-subreg-abort.ll
|
Tail duplication can mix incompatible registers in phi nodes
|
2015-10-21 02:40:06 +00:00 |
tfr-to-combine.ll
|
[Hexagon] Split double registers
|
2015-10-16 20:38:54 +00:00 |
tls_pic.ll
|
[Hexagon] Implement TLS support
|
2016-02-18 15:42:57 +00:00 |
tls_static.ll
|
[Hexagon] Implement TLS support
|
2016-02-18 15:42:57 +00:00 |
union-1.ll
|
[Hexagon] Split double registers
|
2015-10-16 20:38:54 +00:00 |
usr-ovf-dep.ll
|
|
|
v60Intrins.ll
|
[Hexagon] Hexagon V60 HVX intrinsic defintions
|
2015-11-26 16:54:33 +00:00 |
v60small.ll
|
[Hexagon] Hexagon V60 HVX intrinsic defintions
|
2015-11-26 16:54:33 +00:00 |
v60Vasr.ll
|
[Hexagon] Adding v60 test, vasr in particular.
|
2015-12-07 18:52:39 +00:00 |
vaddh.ll
|
|
|
validate-offset.ll
|
|
|
vec-pred-spill1.ll
|
[Hexagon] Optimize stack slot spills
|
2016-02-12 22:53:35 +00:00 |
vector-align.ll
|
[Hexagon] Specify vector alignment in DataLayout string
|
2016-02-12 14:47:38 +00:00 |
zextloadi1.ll
|
[Hexagon] Fixing store instructions and reenabling a few more tests.
|
2015-11-10 00:22:00 +00:00 |