1
0
mirror of https://github.com/RPCS3/llvm-mirror.git synced 2025-01-31 20:51:52 +01:00
Sam Parker 5f8f6e4068 [ARM] WLS/LE Code Generation
Backend changes to enable WLS/LE low-overhead loops for armv8.1-m:
1) Use TTI to communicate to the HardwareLoop pass that we should try
   to generate intrinsics that guard the loop entry, as well as setting
   the loop trip count.
2) Lower the BRCOND that uses said intrinsic to an Arm specific node:
   ARMWLS.
3) ISelDAGToDAG the node to a new pseudo instruction:
   t2WhileLoopStart.
4) Add support in ArmLowOverheadLoops to handle the new pseudo
   instruction.

Differential Revision: https://reviews.llvm.org/D63816

llvm-svn: 364733
2019-07-01 08:21:28 +00:00
..
2016-01-28 18:59:04 +00:00
2019-06-17 09:13:29 +00:00
2019-05-15 12:41:58 +00:00
2019-06-28 08:41:40 +00:00
2019-06-28 07:08:42 +00:00
2019-06-28 08:41:40 +00:00
2019-06-28 08:41:40 +00:00
2019-06-28 11:44:03 +00:00
2019-06-28 07:08:42 +00:00
2019-06-17 09:13:29 +00:00
2019-01-10 08:36:33 +00:00
2016-06-16 16:09:53 +00:00